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1.0 Introduction: Scope, Outline and Summary of Important Results
This report covers the device component, architecture, and
comparative technology survey results obtained on Self-
Structured Bubble Memory development under NASA contract
#NASI-16911. In addition, where noted, the report briefly
covers related data coding results from Sperry IR&D fund-
ing. This work was performed in the period from March 1982
to February 1985.
The goal of the aelf-structured bubble memory approach is
to make significant improvements in speed, density, and
cost compared to conventional bubble memory devices. The
results described in this report indicate that data rates
from 1.5 - i0 megahertz in a i0 megabit chip with no need
for redundant storage loops, areas, or associated control
electronics are potentially feasible while obtaining good
fabrication yields. As a result, the authors believe that
further effort to develop this technology is warranted.
The overall format of the report is such that major tasks
in the device development efforts are covered in the main
sections of the report. Appendices cover some detailed
fabrication results, the Memory Component Survey, and the
Memory System Study. A brief description of the most
significant sections follows.
Section 2 covers the preliminary device architecture and
component ideas used as a basis for experimental component-
test-chip design, build, and test efforts. A component
in this report refers to a building block element of a
memory chip design, an example is an I/O track. This
section also covers the data coding results obtained to
date on the complementary Sperry funded effort.
Section 3 describes the experimental component-test-chips
design, build, and test results. The most significant
results of this work were the demonstrations of garnet
-- saturation-mobility limited data rates, the successful
propagation of bubbles in a circuit with deliberate litho-
graphy defects, and the demonstration of the major components
-- needed for a cpmplete memory chip. These results formed
a basis for device architecture design efforts and power/
thermal modeling covered in Section 4. Section 3 also
covered the general fabrication techniques and the test
electronics used in the experimental evaluations.
Section 4 covers two general approaches to a 10 megabit
memory chip based on the self-structured approach and
components experimentally developed. Two specific designs
i-i
for each approach are covered. The first approach satisfies
the NASA goal of an 18 storage area device. The second
approach describes an 8 storage area device designed on the
complementary Sperry IR&D project. Detailed power modeling
of the NASA design is presented to address overall chip power
consumption and device thermal constraints.
Appendix B is a comparative survey of the different memory
technologies including bubble and self-structured bubble.
Appendix C is a comparative study of several memory tech-
nologies from a system point of view and with a specific
spacecraft application as a basis. The results indicate
that projected self-structured bubble memory devices are
very competitive in this representative application.
Use of trademarks or names of manufacturers in this report
does not constitute an official endorsement of such products
or manufacturers, either expressed or implied, by the
National Aeronautics and Space Administration.
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2.0 Preliminary Device and Component Set Design
2.1 Introduction
This section of the final report presents overall memory
device designs and component set elements which formed
the basis for the subsequent experimental development
described in Section 3. The designs presented provided
a starting point for experimental development of a chip
meeting the NASA requirements: self-structured, current
access bubble memory device with 18 distinct regions
(16 + 2 redundant) cumulatively holding 107 bits on a
1.5 cm by 1.5 cm chip with shift rates greater than 1.5
megabit/sec.
The designs presented provide increased storage density,
reduced lithography requirements, and better yield than
extrapolating conventional bubble devices. These result
from the self-structured and critical feature approaches
used in the design and discussed below.
Self-Structured - the concept of self-structuring used
in the following designs is to use either a mix of
stripes and bubbles or simply an array of bubbles. The
principal benefits are an increase in density of magnetic
domains in the storage area, from conventional non-
interfacing separations to much closer proximities with
interaction, and a capability for surrounding domains to
exert forces on a particular domain to hold it in place
or to move it past a defect. The density improvement
in going from an array of nominally non-interacting
bubbles with separations approximately 5 times the
bubbles diameter to a bubble lattice with spacings of
2.5 the bubbles diameter is a factor of 4. This signi-
ficant increase in density is achieved without a change
in bubble size or in the minimum lithography dimensions
which in the worst case in a self-structured device will
still approximate the bubble diameter. A data coding scheme
which has bubbles in every storage cell is required in a
self-structured device. Two approaches are being developed
to satisfy this constant. One uses double magnetic layer
(iii) garnets, the other uses single layer (ii0) garnets.
-- (See 2.3.10). The ability to move domains past defects
will be discussed further in the critical feature paragraph
below.
__L_
Critical feature - The device designs presented rely on a
reduced number of critical features and decreased litho-
graphy resolution requirements for a given data density
--- rather than, for example, eliminating lithography from
the storage area. Critical features are defined as features
in the lithography which if not perfect, will prevent proper
device operation. Examples are shorts between permalloy
elements or opens in conductors which upset control of a
bubble, local area, or large region of a device. These pre-
liminary designs reduce the number of critical features and
increase device yield in three ways.
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i) Eliminating permalloy elements from the storage regions,
and thus eliminating the possibility of mishapen or
residual permalloy features trapping bubbles or otherwise
disrupting domain motion.
2) The replacement of propagation features with complex
shapes or small minimum dimensions with simpler shapes,
such as rounded holes or slots in the apertured current
sheet approach. Also features designed so that the most
common defects have a minimum effect on propagation behavior.
3) The close packed nature of a self-structured device making
the domain motion tolerant of inoperative features, par-
ticularly with the elimination of permalloy features.
It is possible that this defect tolerant approach allows the
elimination of redundant ioops in the memory device while still
achieving good fabrication yields. The benefits would include
better use of die area in the memory chip and a considerable
reduction in control requirements and silicon real estate. It
has been estimated that up to 66_ of the typical bubble memory
control silicon area is required to handle the redundant loop
overhead [i]9 From a board level perspective, the smaller package
size of a 10-bit current access memory chip (elimination of X & Y
field coils) and a reduction in controller silicon would allow a
significant advance in board level bubble memory performance.
2.2 Overview of Preliminary Device Designs
Based on past work sponsored by NASA and Sperry IR&D, it is
believed that a derivative of apertured current sheet operation
is the best device approach. Accordingly, the three preliminary
designs presented here use this operating mode.
Three major device topologies and related components are described:
A) rectangular storage with shuttling,
B) concentric circular, and
C) major/minor loop
Of these, A and B reflect the direction at the beginning of the
contract when lattice storage of stripes and bubbles together
was planned. Approach C depends on being able to slip columns
of bubbles past one another in a self-structured arrangement;
something not known to be possible at that time.
With the successful demonstration of column slipping in a self-
structured bubble arrangement, the C approach becomes the pre- __
ferred approach. All of the experimental results and the device
architecture designs in Sections 3 & 4 reflect this. As a
result, the device component and architecture subsections rela-
ting to approaches A and B can be skipped if desired. They are
included only for completeness and have an asterix before the
subsections they number to identify them (subsections 2.2._,
2.2.3, 2.3.2, and 2.3.6).
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MAJOR/MINOR LOOP RECTANGULAR STORAGE WITH SHUTTLING
1 I/O Major/Minor Bulk Shuttling Serial
Track I/O Tracks Shuttling/\
Replicate Transfer Replicate Transfer
Output Output Output Output
CONCENTRIC CIRCULAR
I
m Cycle Individual
All Tracks Track Cycle
Equal Unequal
Track Width Track Width
Three major device topologies and variations have been considered for the
self-structured bubble memory device.
Table 2.2.1

2.2.1 Rectangular Array with Major/Minor Loop Configuration
The first design to be discussed is a major/minor loop
derivative with rectangular storage areas. A possible version
is shown in Figure 2.2.1. In this design, two apertured con-
ductors and a return ground plane over each of the 18 storage
areas are used to rotate loops of bubbles in a direction per-
pendicular to the current flow directions. Transfer or
replicate gates along the long dimension of each storage area
pass data to minor I/O loops. Data is then passed along to
the major I/O loop and detector. Writing would reverse the
movement. Access to data located in the center of a storage
area is rapid due to the short loops. Average power require-
ments are low due to both the 18 storage areas being separately
drivable and the greater than 2K bits being read out/in each
shift of the loops. The design minimizes package pin count
and bipolar driver requirements by multiplexing driver pins
with switchable ground planes. The result is 18 straight-
forwardly equivalent storage areas, individually driven, with
good flexibility of operating modes with approximately 23
package pins depending on gating used to move bubbles in and
out of the storage areas. The aspect ratios of the various
elements in the design provide relatively high impedances for
reasonable drive voltages and currents. A large percentage of
the chip area is devoted to bubble storage area. An aperture
arrangement with bubble spacing of 2.5 diameters, and assuming
90% of the device can be used as storage area, give a resulting
bubble diameter of 1.8_. A final practical note is that bond-
ing pads occur at the periphery of the device.
*2.2.2 Rectangular Storage Areas with Shuttling
Another way to store data is to use an array which is shuttled
back and forth over one or more I/O tracks. Figure 2.2.2
shows one possible configuration for implementing this approach.
With two I/O tracks as shown, the effective storage area is
only 2/3 of the actual storage area. However, since the bubble
lattice can be compressed the maximum amount relative to the
three general designs presented, and maintains straightforward
geometry without needing stripes to keep bubbles organized
around corners or slipping columns of bubbles, this area in-
efficiency is not totally uncompensated. The number of I/O
tracks can be adjusted to make area efficiency and bubble size
acceptable. A more serious shortcoming, however, is the need
to keep the 'non-data' regions in each storage area filled
with carrier bubbles to prevent the 'data' portion of the
-- lattice from expanding. This required carrier bubble gener-
ation and annihilation at the ends of each storage area.
A more promising variation would be to strip a row of data
out one end of the lattice before shifting and then feed
the row back in at the other end. During the run from
one end to the other, data desired as output could
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be replicated and sent to the detector. This approach
would allow a maximum density lattice in rectangular
storage areas with a high percentage of the chip devoted
to storage. The major disadvantage would be access time
determined by serial bubble rates rather than parallel
rates. With a bi-directional shift track, operating at
the I/O rate of 1.5MHz, maximum access time would be
185msec for an 18 storage region device. In a tape recorder
equivalent application, this wouldn't matter, and in a more
general memory application, a queing controller could take
advantage of independent storage area control to frequently
lower access time by shifting the next areas to be accessed
while still reading out from the current area. Assuming
90% of chip area devoted to storage, no stripes required,
and 2.5 bubble diameter lattice spacing, the required
bubble diameter is 1.8 microns.
*2.2.3 Concentric Circular Design
The concentric circular arrangement is shown in Figure 2.2.3.
Referring to Table 2.2.1, there are two principal variables
providing four general configurations. The two variables
are cycling the 18 storage areas individually or together
and using equal or unequal track widths. These will be
discussed separately.
Cycling choice - shifting all storage areas together is a
convenient choice of operation because it requires possibly
only 3 package pins and 2 bipolar drivers for the propagation
function. The I/O functions however, then require that data
be read/written to all 16 areas simultaneously if anything
near maximum data rates are required. If all data are being
placed into one storage area, the I/O track must return the
data temporarily removed from the other storage area I/O
track regions before the storage areas can be advanced. This
would be a severe limitation for a tape recorder type
application needing high average data rates. Applications
with smaller data batches which can tolerate access delays
between bursts would operate well. Additional complications
which need to be experimentally addressed are methods of
slicing up the storage area to improve the voltage current
drive needed. Generally, this will increase the number of
conductor layers from 2 to 4. The other concern is the
effects on margins of the nonuniform current densities.
Shifting storage areas individually increases the package
pin count and need for pin multiplexing to equivalency
with the other designs. However, being able to shift an
individual area allows high data rates from each area
rather than only the device as a whole. It also allows
2-6
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more flexible control of the device. Drive voltage/current
are somewhat compromised due to the very high average aspect
ratio of the storage areas and varying aspect ratios of differ-
ent storage areas. Making electrical connections to the storage
tracks in this approach is also a challenging practical problem.
Track Width - Assuming that an equal amount of data will be
stored in each of the 18 areas, the changing track length can
be compensated either by spreading the data apart in the longer
outer storage areas, or by decreasing the track width in the
outer areas.
Maintaining equal track width and spreading the data circumfer-
entially has the control advantage of an equal number of bits
in the I/O track from each storage area (or an equal number
moved into th_ I/O track shifting any area), and an equal number
of shifts/360 v rotation of data in any area. The disadvantages
of equal track width are the constraint on amount of chip area
occupied by storage area (39.9%) plus the inefficient use of area
in outer tracks. In addition, the increased cell size in the
outer tracks, as a minimum, will require stripe domains to main-
tain data order and worst case may preclude self-structuring.
The advantages of a variable track width include an ability to
use more of the chip area for storage area, and all data being
stored in a lattice of equal (maximum) packing density. The
disadvantages fall in the control area in that different amounts --
of data are moved with each shift in the different storage areas,
and different numbers of shifts/360 ° rotation are required for
the different storage areas. This approach also accentuates the
tendency towards high aspect ratio in the outer tracks and the
variation in drive voltages required.
Summary - The circular track approach will probably require
stripe domains along with the bubbles to keep data ordered moving
around the track. This further reduces the effective storage
area. Its advantages are that the circular arrangement does
provide parallel lattice motion compared to the antiparallel
slipping motion of the major/minor loop arrangement and without
the moving lattice edge as in the rectangular shuttling approach.
2.3 Component Set Designs
For any of these device approaches to be experimentally
achieved, a variety of components which form the building
blocks for the various architectures must be possible. The
following sections describe the approaches of interest in
implementing these various components. The components covered
are: propagation, barriers, I/O tracks, generation, gating,
detection, and data coding.
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2.3.1 Bubble Propagation
Bubble propagation by dual layer apertured current sheets has
been demonstrated by a number of investigators including us
[2]. There are two classificatibns of apertured sheet bubble
__ propagators: those'tha_t ipropagate•bubbles parallel to the
current direction and those that propagate bubbles penpendicu-
lar to the current direction. These two types of bubble
propagation are generally required for propagation in storage
-- areas and I/O tracks. Both use four current pulses to propa-
gate the bubble one unit cell distance. The four pulse
Sequence cycles through thetwo possible current polarities
__ in each of the two conductors (see Figure 3.8.8).
Figure 2.3.1 shows two apertured current sheet designs for
propagating bubbles parallel to the current direction. The
-- design of (a) is preferable to (b) because the distance between
apertures in the same conductor is larger. Also, the propa-
gation margins on (b) should be much worse because of the
__ necessity of trying to move the bubble from an equilibrium
position in sheet 'one' to another equilibrium position in
sheet 'one' by changing the pulse polarity. The bubble could
go the wrong way unless a coincident pulse in sheet 2 is
simultaneously applied.
Figure 2.3.2 shows an apertured current sheet design for
moving bubbles perpendicular to the current. An advantage for
this geometry is the presence of a repelling pole behind the
bubbl_s position in addition to the attractive pole ahead when
the next pulse in the propagation sequence is applied. This
improves the efficiency of propagation.
These basic propagation approaches are used in subsections
-- 2.3.2, 2.3.3, and 2.3.6 in lattice propagation, major loop
propagation, and lattice storage I/O tracks respectively.
*2.3.2 Array Propagate Structures
The two types of propagation, parallel or perpendicular to
the current direction, can be used in structures which propa-
-- gate bubble or bubble/stripe arrays. Perpendicular appears
more promising; however both are considered.
Figure 2.3.3 shows an example of a perpendicular bubble/
stripe array propagation structure. The array is a half
lattice with one stripe per row of bubbles. The current is
perpendicular to the bubble motion.
The complete propagation structure has a second apertured con-
ductor sheet not shown that fits on top of the illustrated
sheet. This second sheet is identical to that of Figure 2.3.3,
but is spaced just half an aperture to the right.
The main purpose of the stripes is not to push the bubbles as
in the design of the previous contract (NASI-15007), but to
prevent the bubbles from becoming disordered. Just how many rows
2-9
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Figure 2.3.1 Two designs for propagating bubbles parallel
to the current direction.
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of bubbles per stripe one can have without risking disorder
is not known. It is important to determine the answer
to this question, however, because the density of the
memory depends greatly on it. It may be that the lattice
is so stiff that no stripes are needed at all. Accordingly
the designs of Figures 2.3.4 and 2.3.5 are of interest. If
disordering can occur, the configuration of Figure 2.3.5
should reveal it.
Actually, any of the apertured sheet designs of Figures
2.3.3-2.3.5 will proDaqate any of the bubble-stripe configu-
rations of any of the others. However, initialization
of a particular stripe-bubble pattern can be achieved only
with an apertured sheet that resembles the desired stripe-
bubble pattern. Initialization is achieved by a single
large pulse that nucleates stripes or bubbles below each
aperture.
The configuration of Figure 2.3.6 shows an example of the L_
second category of apertured current sheets: one in which
the current flows parallel to the direction of propagation.
The problem with this configuration is that stripes cannot
be nucleated during the initialization pulse and, if
stripes are required, they must be inserted from the side
as data is inserted.
.__
2.3.3 Major/minor Loop Storage Propagation
o__
Another arrangement of the apertures results in a loop
arrangement as shown in Figure 2.3.7 [ 2]. This structure
has the bubbles propagating in both directions perpendicular
to the current flow direction to make up the sides of the
loop and parallel to the current flow direction at the ends
of the loop. A structure made up of a group of these loops
as shown in Figure 2.3.8 is of interest for the rectangular
major/minor loop architecture. The important experimental
question is whether the slipping of columns of bubbles past
each other will function at the close bubble spacings of
interest.
2.3.4 Ground Planes and Interconnect
It's desirable that the aspect ratio of a driven pro-
pagation area be such that it provides reasonably .__
high load resistance. In the shuttle and major/minor
structures, this is simply controlled using the aspect
ratio of the rectangular storage area. For the circular
structure, the radial current flow can be provided along
with reasonable load characteristics either by wire bonding
as shown in Figure 2.3.9 or by interconnections via a
ground plane. The former should be quicker to fabricate
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Figure 2.3.3 Half lattice array initiator and propagator
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Propagation Current
Direction Direction
Propagation circuit with three rows of bubbles for
every stripe.
Figure 2.3.4
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Figure 2.3.5 Configuration of apertures for initiation
and propagation of a lattice with no stripes.
Some bubbles are shown to indicate the
hexagonal positioning.
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Apertured current sheets that propagate a hexagonal
lattice of bubbles parallel to the direction of current.
The dashed lines represent apertures in the second
current sheet.
Figure 2.3.6
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Single Storage Loop
_ _ for Propagatinq
-- Bubbles Perpendicular
to the Current
Direction.
Figure 2.3.7
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--- Figure 2.3.9 Current sheet chip divided into i0 sections,
connected in series by wire bonding.
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for experiments but the latter should be better for
an operating memory, having more uniform fields and
requiring nearly half the current and power if apertures
are placed in the ground planes. Figure 2.3.10 shows
part of an apertured current sheet to propagate bubbles
and stripes around a circular track. Figure 2.3.11 shows
the ground plane circuit that fits on top of it. The
two layers are separated by a deposited insulating layer
with vias for interconnection. The ground plane layer
is placed on top but is displaced to the right by one
aperture width. This is so that the fields from the
apertures in both layers will add. Figure 2.3.12 shows
how three such sections fit together. Current enters
the apertured sheet from the lower left corner, travels
through the apertured sheet to the via at the top of the
page, enters the ground plane and exits at the lower right.
The full array propagation scheme requires two apertured
current sheet ground plane pairs. This makes four con-
ductor layers and two insulating layers total. In addition
a keeper layer may be deposited on top. This strengthens
the field from the circuits and thus lowers the required
current by a factor approaching two and the power by a
factor approaching four.
A three-layer device with a common ground plane is also
of interest. This structure doesn't have apertures in
the ground layer but is used to provide a cancelling
edge field for the overall conductor. By eliminating the
edge effect, a greater percentage of the propagation
structure can be actively used. It is essential to elimi-
nate the edge effects if propagation elements such as ___
storage areas and I/O tracks are to be adjacent to each
other.
2.3.5 Barriers
Because of the repulsive forces between domains in the -
self-structured device, barriers are necessary for contain-
ment and control at least at the edges of storage regions
and possibly of I/O tracks. The most straightforward method
appears to be ion milling to produce a step change in
garnet thickness. Possible structures are milling around
the storage area resulting in a mesa region, milling in
the storage area resulting in a recess region, milling
a channel around the storage area, or milling craters or
simulated bubbles around the storage regions (Figure 2.3.13).
An alternate approach for forming these structures would
be to ion-implant at doses large enough to demagnetize
the relevant garnet volume rather than physically removing
it. This has the advantage of providing a planar surface
for subsequent processing. Magnetostriction and thermal
stability behavior, however, need to be accommodated.
2-20
Figure 2.3.10 First conductor layer to be deposited for
an array propagator around a circular track.
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_\ v_
V_a vzq
Vlq
Figure 2.3.11 Second metal layer to be deposited for an
array propagator. This is the so-called
ground return circuit. This layer is
separated from that of Fig. 2.3.10 by an
insulating layer. The vias in the insulation
are shown.
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Figure 2.3.12 Three segments of Figures 2.3.10 and 2.3.11.
__ This is an apertured current sheet together
with its apertured ground plane (dashed).
Another such pair is required for array
propagation.
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*2.3.6 I/O Tracks: Data Insertion and Removal from a Lattice
Three schemes for inserting or removing a row of bubbles
from the lattice are shown in Figures 2.3.14, 2.3.15, and
2.3.16.
In Figure 2.3.14 the stripe propagation sheet is electri-
cally connected to the I/O track. Bubbles will only
propagate in that I/O track if the pulse pattern is a
positive pulse i+ in layer I, then a negative pulse l-
in layer one, then a positive pulse 2+ in layer 2, then
a negative pulse 2- in layer 2. Stripes will not propagate
with that pattern. To propagate stripes the pattern must
be i+, 2+, i-, 2-. This pattern will not propagate bubbles
on the I/O strip. This approach has a disadvantage in
that the I/O track propagator is the inferior type discussed
in Section 2.3.1.
Figure 2.3.15 shows I/O track apertures that will propagate
bubbles either vertically or horizontally depending on
whether the current is horizontal or vertical. When that
track is inserted into a stripe propagation sheet, the
result is as shown. For stripe propagation the current is
parallel to the I/O strip axis. For I/O, the current is
perpendicular to the strip axis. This approach presents
a difficulty in obtaining the I/O mode current direction
when using a practical structure such as shown in Figure 2.3.10.
Figure 2.3.16 has separately accessed I/O strip in which
bubble motion is parallel to the current direction. During
I/O, there is current only in the strip. During lattice
motion there is current only in the storage area. When
lattice movement is taking place, the bubbles and stripes
must get across the strip. It's expected that the force
of the rest of the lattice will push the bubbles and stripes
across the narrow I/O strip.
Of these approaches, Figure 2.3.16 appears to have the
__ most advantages. It's possible to shift the I/O track's
second apertured conductor to the right in addition to
down as used in 2.3.16. This shift to the right will aid
propagation of the lattice across the I/O strip, if self-
structuring alone is inadequate pushing across the strip.
These I/O strip designs can be designed to remove several
_- columns of bubbles at once, or to have bubbles going
around in an I/O loop.
2.3.7 Bubble Generation
There are two basic designs for bubble generators
incorporated with apertured dual conductor propagation
devices. One design requires a third conductor level,
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Figure 2.3.14 Stripe propagators and bubble input/output
track. For stripe propagation, the pulse
pattern is 1+, 2+, 1-, 2-. For I/O, the
pattern is 1+, 1-, 2+, 2-.
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and employs the familiar hairpin structure. The second
design has the generator patterned in one of the propaga-
tion conductors, and requires a change in current
magnitud e and/or direction to generate a bubble domain.
Third Level Conductor - A bubble generator in a third
conductor level can have two basic geometries, as illustrated
in Figure 2.3.17. The (a) design is very common, and the
(b) design has the generator section directed oppositely
to the first design. The (b) design could be used when it
is desired to remove a bubble from the generator and not
pass it under the conductor.
Magnetic field measurements from scale models of the
(a) design, and observations of bubble generation in actual
circuits, have demonstrated that the maximum normal field
is located approximately 15% of the leg width away from
the closed end conductor, This value is dependent on the
separation between the conductor and the point in question.
Conductor widths and spacings should be near two microns in
dimension for the bubble density required in this memory
design.
Propagation Levels - A bubble generator patterned in one
_ of the two propagation conductors can have two different
designs. Figure 2.3.18 illustrates a design where a normal
propagation aperture has been modified with a long aperture
oriented orthogonal to the normal aperture. Application
of a current orthogonal to the propagation current will
generate a magnetic dipole defined by the long apertures.
A second design incorporates a long slot in one propagation
conductor, as illustrated in Figure 2.3.19 [ 2 ]. Current
is concentrated between the end of the slot and a normal
propagation feature, and will generate a bubble where the
current density is large. A current pulse, in addition
to the current pulses employed for bubble propagation, is
required for bubble generation.
Each of the bubble generator designs requires a large
current density.in the conductor. This is especially
_ true when the generator is located in a third conductor
layer, where the additional separation between the garnet
and conductor requires higher current levels to overcome
inefficiency in field generation. Reducing the duration
--_ of the current pulses becomes most important, and reliable
operation at 20 nsec has been reported for contiguous
disk devices [ 3 ]. As the bubble diameter decreases, the
__ resultant current density in the generator increases, due
mainly to the large increase in nucleation fields dictated
by the garnet properties: HN _ HK - 4_M. By having a
larger bubble diameter for a given data density, the self-
structured device reduces this current density compared to
a conventional non-self-structured device.
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(a)
(b)
Two hairpin design bubble generators.
Figure 2.3.17
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Figure 2.3.18 Modified conductor apertures for bubble
--- generation.
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m_
Figure 2.3.19 Channeled current for bubble generation
near propagation apertures.
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2.3.8 Gating:
Transfer gates:
Transfer of bubbles appears feasible with two different
approaches compatible with apertured conductor propagation.
One approach is to use a third level transfer conductor
to either hold the bubble at a location, or strip it
between locations in ways that divert it to the desired
energy well provided by the apertured conductor propagation.
A second approach provides the transfer function using
only the two propagation conductors. Examples of each
will be covered next.
Figure 2.3.20 shows a third level hairpin control conductor
and the necessary drive pulse timing to provide a transfer
in or a transfer out of a bubble between a storage loop
end and an I/O track. A bubble coming up 'A" in the
figure is prevented from continuing around the end of the
storage loop by pulse 'A - D'. The bubble is held at a
position within the hairpin until the '3' pulse is applied
and the overlapping '2' pulse has ended. The combination
of the attractive region within the hairpin, the repulsive
pole at the 'i' end of the aperture within the hairpin,
and the attractive pole at '3' at the same aperture results
in the bubble moving to '3' and then continuing down the
I/O track (-D) with the ending of the hairpin pulse and
the application of propagation pulse '4' Similar operation
-- using pulse 'C - B' results in a transfer of bubble into
the storage loop from the I/O track.
_ Figure 2.3.21 shows another bidirectional, third level
conductor transfer gate. This approach uses an aperture
in the conductor to provide the holding field. As shown
by the timing pulses, the operation is similar to the
Figure 2.3.20 gate with a transfer pulse 'A - D' moving a
bubble out of the storage loop into the I/O track and a
pulse 'C - B' doing the reverse.
Figure 2.3.22 shows an 'N' transfer gate [12] again using
the third level conductor. This structure provides a
_ uni-directional transfer function with Figure 2.3.22
showing a transfer-out geometry and pulse timing. A
mirror-imaged gate provides a transfer-in function.
An example of a transfer function provided by the propa-
gation conductors is shown in Figure 2.3.23 [ 2]. In
this gate, bidirectional transfers occur as a result of
__ modified apertures and modified current pulse sequences
as shown. A regular sequence of pulses, i, 2, 3, 4, i,
etc. causes the bubble to propagate around the loop from
position A to B. A variation in the sequence, i, 2, !,
4, i, 2, 3, 4, i, etc. causes the bubble to cross the-
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transfer gate, utilizing the nested apertures, and
proceed to position D. A sequence l, 2, 3, 4, 3, 2,
3, 4, i, 2, etc. causes the bubble to be transferred
from 'C - B'. Bubbles that are not in the transfer
position are not affected by the pulse sequence changes, ---
but only idle forwards and backwards. When normal
propagation resumes, the proper stream of data has been
retained.
Merge Gates:
Merge gates which enable bubbles to be funneled from
two or more Z/O tracks down to one are shown in Figure
2.3.24. 'a' shows the merging of two tracks perpendicular
to the current flow into one. 'b' shows the merging of ---
two tracks parallel to the current flow into one. 'c'
shows a modification of b's function and also a merging
of one track perpendicular to the current flow and one __
parallel, into an output parallel to the current flow
direction. All of these merge gates work properly for
only one direction of propagation. By using a third
level control conductor, these gates could be operated
as a switch if the bubble propagation direction was
reversed.
Swap Gates:
Swapping of bubbles between an I/O track and a storage
loop a!10earsfeasible using third level control conductor. --
A swap gate is illustrated in Figure 2.3.25 where control
conductors are employed to transfer the bubbles between
two data tracks. The control conductors are energized
after propagation pulse i, causing the bubble to strip-out
between the conductor legs. This current remains on until
propagation pulse 3 is applied, and then is turned off.
The stripe will collapse to a bubble at position 3 on the
opposite track, and the swap is complete. Because of the
two tracks propagating in opposite directions, the swap
function does not result in any data delay. Two concerns,
however, are that the third level conductor doesn't meet
the minimum feature size criteria if the propagation __
apertures just do, and the stripping distance requires a
higher velocity than the normal propagation if no accommo-
dation is made in the propagation pulses at the swap time.
Another control conductor swap gate is shown in Figure
2.3.26. With no control conductor current applied, bubbles
in the storage loop travel up 'A' and down 'B' and the
bubbles in the I/O track travel from'C' to 'D'. If the
control conductor pulses are applied as shown in the figure,
then the paths of the two bubbles being swapped are as
shown by the heavy line. The two bubbles are sequentially
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transferred by the two control pulses with the result
being a swap which preserves phase and doesn't delay (or
idle) other bubbles in the chip.
Replicate Gates:
A bubble replicator gate is illustrated in Figure 2.3.27.
A region of the garnet is heavily ion implanted, which
results in a lower bubble collapse threshold than the
rest of the garnet. The bubble at position 'I' on the
slanted apertures is caused to strip-out between the legs
of control conductor loop with a current pulse at time
slot i. A short reverse pulse in the control loop will
cut the stripe domain into two segments, and the segments
collapse to two bubbles, resting at position 'i' on the k_
'C' to 'D' path between the legs of the loop, and also at
the 'i' end of the slanted aperture. This completes the
bubble replication operation. Bubble replication can also __
be initiated with a bubble at position 'i' in the 'C' to
'D' path inside the control loop.
Another replicate gate, similar in operation to Figure
2.3.27 but without the ion-implantation, is shown in
Figure 2.3.28. In this approach, the non-uniform field
generated by the third-level control conductor cuts the
stripped-out bubble.
A difficulty with bubble replication in general and __
specifically in the two designs just presented is that
stripping of the bubble so that it can be cut either
requires a higher stripe head velocity than the general
propagation velocity or else requires the propagation to --
be slowed during the replicate time interval. To maintain
maximum device performance, the second alternative is
preferred. One approach to implement an effective propa-
gation slowdown is to cycle the propagation pulses through
an 'idle' sequence such as -1-4-1-2- with timing as shown
in Figure 2.3.29. This permits maximum operating speeds
when moving bubbles in the I/O track and storage loops --"
without having to change the fundamental propagation clock
frequency. Another approach is to do a logic divide by
two or divide by four of the clock rate while the control --
conductor pulses are applied. This would be a simple
capability to supply in the controller hardware.
2.3.9 Detectors
The detection approach of interest is magneto-resistive --
sensing of bubbles or stripped bubbles using thin film
Ni-Fe. It's expected that these current access devices
have a sensitivity advantage compared to conventional
2-42
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gate using non-uniform generated
fields to strip and cut a bubble. Figure 2.3.29
Figure 2.3.28
Ni-Fe propagation element, field access devices. One
advantage results from the Ni-Fe detector deposition
being just that, a detector deposition, and not a propa-
gation element deposition with the detector included.
This means that the Ni-Fe parameters such as anisotropy
thickness, A__pp,and coercivity can be optimized for the
P
detector needs.
In particular, thin film detectors of 350A ° thickness
can be used instead of the roughly ten times thicker
material used when fabricated from th_ propagation depo-
sition. The thinner material gives a greater AR change
in resistance when switched and therefore a larger signal
voltage for a given bubble stretch. A second advantage
of the current access approach is that the rotating field
and rotating field sensitive propagation elements are
eliminated, and thus if desired, in-plane DC bias fields
can be applied to the Ni-Fe detector to provide an
optimum operating point.
Figure 2.3.30 shows a design for detecting bubbles
without stripping. As shown, thin film Ni-Fe elements
are present on both sides of the bubble path. In operation,
the shape and growth anisotropy characteristics of the
Ni-Fe align its magnetization along the direction of the
detector current flow if there is no bubble present. This
can be aided by the weak in-plane fields (_i00_ from the
propagation conductors if no return conductor is used.
When a bubble is present between the Ni-Fe elements, the
in-plane component of its stray fields switch the magneti-
--- zation of both Ni-Fe elements to be orthogonal to the
detector current flow. As shown, a 'dummy' detector for
maximum signal to noise ratio is planned.
Figure 2.3.31 shows a detection structure which does strip
out bubbles. Because of the 1.5 MHz data rate requirement,
it is not possible to quickly expand the bubble into a long
-- stripe domain. With each step of the propagation/domain-
expansion current pulses, each end of the expanding stripe
domain will move sideways approximately the same distance
-- as the bubbles forward propagation. The domain stretch
velocity is limited by saturation mobility. For example,
if a bubble is to be expanded into a stripe with a width
50 times the bubble diameter, approximately 25 expansion
steps will be required and at least as many contraction
steps. This demands an appreciable area on the chip, but
is necessary if a stripping approach is taken. In Figure
-- 2.3.31 the current is perpendicular to the propagation
direction. On the input side, the propagation apertures
become long slots which strip the bubble before it reaches
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the Ni-Fe element. Once past the detector, the propagation --
slots taper down gradually to collapse the stripe back
into a bubble or alternatively, collapsing it entirely.
Note that this tapering region is needed even in the destruc-
tive read-out mode because the stripe can't be collapsed in
one propagation time interval.
The non-stripping detection approach is desirable if suffi-
cient signal is obtained. We observed 3.0 mV signal with
this approach (see Section 3.10.3).
2.3.10 Data Coding
Because the self-structured approach requires a position
holding bubble in every storage location, a data coding
approach different than the conventional presence or not of
a bubble is necessary. Two approaches, 'single/double
bubble' and orthorhombic anisotropy bubble wall-state coding,
are being investigated currently using Sperry IR&D funds.
This work which compliments this NASA effort, will be briefly
described next in order to provide a complete discussion of
memory device needs. NASA contract #NASI-15007 partially
sponsored the 'single/double bubble' approach described below
in previous years.
Both approaches have progressed to demonstration of the key
bubble attributes necessary for the data coding problem.
This includes ability to create two types of bubbles to ful-
fill the position holding and data coding requirements, the
ability of the two bubble types to coexist at the same mag-
netic bias conditions, and the ability to discriminate between
the bubbles for data coding. These observations were made for ---
both approaches using garnet films grown at Sperry and using
bias and relevant control fields provided by coils. No litho-
graphic circuitry has been designed or tested as yet to make
use of these bubble attributes in a test chip.
The 'single/double bubble' data coding approach uses a
double magnet-layer garnet to provide for position holding
and data coding needs. One layer has bubbles at all positions
and can be called the carrier layer. The second layer has
bubble present or not to code data and can be called the data
layer. Bubbles in the carrier and data layers couple to each
other so that storage locations with a bubble in both the
data and carrier layers have a 'double bubble' and locations
with only a carrier layer bubble have a 'single bubble'
(Figure 2.3.32). This behavior has been demonstrated using
magnetostatic coupling when the carrier and data garnet layers
are separated by a non-magnetic layer and using exchange
coupling when the data and carrier layers are not separated.
The second structure is of greater interest due to less
critical magnetic properties of the two layers and the
elimination of the need to grow the non-magnetic layers.
The 'single/double bubble' states differ essentially in the
position of the capping wall which is stable on either side
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of the interface between the carrier and data layers
but which must have energy applied to drive it through
the interface in either direction [ 4 ]. Experimental
results have demonstrated an overlapping region of bias
stability for the two states, the driving of the capping
wall through the interface in both directions and a
difference in run out bias for discriminating the two states.
The materials required to implement this data coding
research in a memory device would use (iii) orientation,
relatively conventional garnet bubble film compositions with
fine tuning of 4_M and Hk of the two layers to give the
proper interface behavior. Mobilities in these typical
films are such that 1.6 - 1.8 MHz data rates are possible.
This satisfies the 1.5 MHz NASA specified rate.
The orthorhombic anistropy bubble wall state coding
approach uses single layer, (ii0) orientation garnet films
with compositions which have an in-plane anisotropy medium
axis in addition to the usual uniaxial normal anisotropy
axis. These anisotropy orientations and the data coding
bubble states of interest are shown in Figure 2.3.33.
Using films grown at Sperry, the ability to convert between
the two circular S=0C states has been demonstrated and char-
acterized as shown in Figure 2.3.34. In particular, note
that a single Ii00 Oe I field pulse can result in the con-
version between S=0C states without the elliptic state if
desired. The elliptic bubble is another in the up to eight
bubble types that have been observed in these types of films
5 _ . Application of lower magnitude in-plane fields than
required to cause a state conversion will bias the two S=0C
bubble states, one is energetically favored, the other is
energetically disfavored. We have demonstrated an eight
percent difference in collapse margins for the two states
with this in-plane biasing as shown in Figure 2.3.35.
Similar behavior holds for strip out measurements in that
the energetically favored bubble state will strip out at
higher bias levels than the disfavored state. Figure 2.3.35
also shows the collapse margin of the S±0C bubbles to be
equal with no in-plane field. We have demonstrated that a ---
mixture of the two states can coexist as they would be
required to in a storage area.
The (ii0) orientation garnet materials with orthorhombic ---
anistropy in general have much higher mobilities than
conventional (iii) materials and are expected to provide
faster memory operation in current access propagation --
schemes. The material used in our experiments, BiTmYFeGa
garnet has a saturation mobility of approximately 130m/sec.
This gives a maximum data rate in a self-structured device
of nearly 30MHz.
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3.0 Experimental Component Development and Testing
3.1 Introduction
Based on the preliminary component set designs or needs, a
series of test chips were planned• The series involved success-
ively designing, building and testing seven chips with the goal
of accumulating experimental understanding and demonstrating
1 component feasibility as we progressed through the series.
The general question or questions addressed by each chip
and the interrelationships between the chips is shown in
___ Figure 3.1.1. There are two general approaches represented
in the test chips• One is a major/minor loop type similar
in philosophy to conventional bubble devices in that storage
areas are rectangular and bubble columns would slip past one
"_ another as the storage area is cycled. Additionally, data
I/O from the storage area to an I/O track would occur at the
edge(s) of the storage area. Chips I, II, V, VI and VII
address questions or components relating to this approach and
some common to both approaches• The second general approach
uses lattice motion of bubbles or bubbles and stripes around
circular storage regions. Chips III and IV address this approach.
The details of the components and component related questions
outlined in Figure 3.1.1 will be described in detail in their
individual sections. Fabrication techniques will also be dis-
cussed with aspects common to all of the chips coming first
(in the next section) and chip specific aspects being included
__ in the respective sections and in Appendix A.
A description of the component-chip test electronics is
covered in Section 3.3. In this section and elsewhere in
_- this report, drive currents are measured in mA/_m which refers
to a current per _m width of the conductor.
, _ 3.2 Test Vehicle Processing Overview
This section describes the materials, prDcesses and equipment
common to the processing of all test chips• These common
attributes are general conductor and dielectric layers,
slicing and mounting of chips, and wire bonding of circuits.
Figure 3.9.3 is a generic cross section of a chip VI with two
-- propagation conductors and a third level control conductor.
It can be referenced in the following subsections.
3 2 1 Conductor Layers
Conductor layers include the first and second aperture
layers (drivers) and the control layer. Initially, an
--- aluminum-copper alloy yielding 4% copper at the substrate
was physical-vapor-deposited for conductor layers. The
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copper additive served to prevent electro-migration and
to minimize hillock growth. As the studies progressed,
it became apparent that eliminating the copper did not
have adverse effects on circuit fabrication and testing,
_ and this simplification also provided better etching
results when a final wet etch was used to complete the
initial ion etching. It also permitted the use of a simple
alkaline detergent etching solution.
Typically, the initial conductor layer was either physical-
vapor-deposited or sputtered, and the other two conductor
layers were sputtered exclusively in order to achieve better
step coverage than would be obtainable by the normal (90°)
angle of incidence characteristic of the physical-vapor-
deposited technique.
First a_d second d_iver layer film thicknesses were typically
N3500 A and 4000 _ respectively, while the control layer
thickness was _ 4500 _ for improved ultrasonic bonding
characteristics and good step coverage. A chromium over-
layer 300 to 400 _ thick was physical-vapor-deposited on the
two driver conductors to serve as a wet chemical etch stop
-- while still providing an excellent adhesion layer for sub-
sequent glass films. In instances where
this chromium etch stop layer did not provide full coverage
-- of the aluminum, rapid undercutting was noted. This would
then result in either an open in the underlying aluminum
driver or poor bonding to it after removal of the chromium
in the vias.
Sheet resistivities of 5000 _ thick aluminum films were
measured (using a 4-point probe technique) for films deposited
by sputtering and by two variations of physical-vapor-
deposition; RF induction and e-beam. For the particular
deposition parameters used in depositing these films, the
e-beam samples had the lowest value of 0.i ohms per square.
The sputtered films had a comparable value of 0.15 ohms per
square, while the RF induction-deposited films had values
of _0.3 to 0.4 ohms per square. Films deposited by the latter
technique typically had a brownish color on the upper surface,
possibly indicative of contamination, while the bottom sur-
face (as seen looking through a glass test substrate) was
- typically very silvery and reflective in appearance. Outgas-
sing of film layers on the inside of a chimney assembly
located above the vapor source is believed to be at least
M partially responsible for this phenomenon. These findings,
along with the fact that the sputtered films afforded better
step coverage, led to the selection of sputtering as the
preferred deposition means for the conductor layers.
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An extensive comparison study of roughness of aluminum
films sputtered unde r various conditions was conducted
using a scanning electron microscope (SEM). These films
were approximately 3000 _ thick, and all were deposited
on glassy, smooth surfaces (either glass or thermally
oxidized silicon) after an initial 2 to 5-minute sputter
etch cleaning of the substrate. High deposition rates
(rv6000 X/min.), typical for a bipolar metallization
process used at Sperry, were achieved using an MRC 603
D.C. sputtering system operating at 8 KW in an atmoshpere
of 9 _m of argon. Lower rates (_600 _/min.) were also
evaluated, using 2 KW D.C. power. Of the high deposition
rate films, the smoothest were those that had no bias
voltage applied to the substrate electrode and no supple-
mental heating. For the lower deposition rate films, a
125 V. bias gave a smoother film surface than when no
bias was applied. Neither of these latter films had
supplemental heating. These studies provided helpful
guidelines with regard to deposition rate, bias and
supplemental heating.
An RF sputtering system with a 5" x 12" Vac-Tec magnetron-
type cathode was used to deposit most of the aluminum films
for the bubble circuits. The smoothest films were obtained
when no supplemental heating or bias were used during --
deposition and when the vacuum system was pre-baked for
7 hours at _100°C, followed by a 2-hour cooldo_n. This
procedure provided a base pressure of _8 x i0-" Tort in --
a diffusion-pumped, liquid nitrogen-trapped system. Using
an argon=plasma, the sputtering pressure was controlled at
N8 x i0-_ Torr. Deposition rate was _200 _/min. based on
profilometer thickness measurements made on a Dek-Tak II
instrument. Thickness was controlled by power and deposition
time.
Bubble circuits were lightly back-sputtered prior to aluminum
deposition to remove any surface contamination that might
affect adhesion or cause increased interface resistance be-
tween contacting layers such as the NiFe detector elements
and the aluminum control conductor.
3.2.2 Separation/Insulator Layers -
sio
A 3000 _ thick SiO separation (spacer) layer was initially
deposited directly on the garnet surface, prior to the
first driver conductor layer, to provide a geometry more
conducive to equal drive influence on bubbles from the two
driver conductors. This layer was physical-vapor-deposited
(sublimed) from a molybdenum crucible using R.F. induction
heating. Substrate temperature was nominally 100°C.
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Adhesion of SiO to the garnet surface was good and, in
turn, aluminum adhered well to it. This layer also
served to prevent damage to the garnet surface in the
event of overetching of subsequent layers.
Polyimide
As potential advantages of polyimide organic film became
more apparent, the spacer layer in later circuits was
switched to members of this family of materials, [i_ .
-- The polyimide film served the same purpose as the SiO,
and it also provided a conformal, near-planarizing effect
on barrier steps (when present) which is important to
-- good step coverage by subsequent film layers. Planar-
ization with polyimide is typically good because the
films are dispensed as liquids and spincoated prior to
curing.
Polyimide films also appear to make ideal interlayer
dielectrics because of their high dielectric strength,
--- (1.57 x 106v/cm) low defect density, ease of etching and
controllable via profiles [6]. The dielectric constant
is a low 3.5.
Because the use of polyimide as a dielectric layer between
drivers and between control conductor and driver was not
used extensively in the bubble circuit fabrication studies,
the glass used most for this purpose is described next.
More is said about polyimide, its advantages, problems and
processing in Appendix A.
Glass
The glass dielectric used [14] is a barium aluminum boro-
--- silicate composition which is alkali-free and characterized
electronically by a very high volume resistivity
(1013-1 ohm-cm at 250oc), a dielectric strength of
1.17 x 106 v/cm and a dielectric constant of 5.9 at 1 MHz.
Its use as an insulating layer between driver conductors
and between control and driver conductor was also predicated
-- on its adhesion compatibility with SiO, polyimide, chromium
and aluminum, its low defect density and its ease of etching
to form vias (using 13NH4F:IHF).
The glass films were RF sputter-deposited in a/
diffusion-pumped, liquid nitrogen-trapped vacuum system
similar to that used for sputtering aluminum layers. The
- target was bonded to a 6½" round magn_tron cathode. Back-
ground pressure was typically 5 x i0-" Torr prior to
introduction of argon to a pressure of 7 pm. For each
._ deposition, a pre-sputter target cleaning step and a
reverse-sputter substrate cleaning step were performed.
Thickness was typically 9,000 - i0,000 A, and no supplemental
heating was used.
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When utilizing polyimide as the spacer layer, a capping
layer of 7059 glass was sputtered over the polyimide to nomi-
nally seal the surface from water absorption and prevent
outgassing during subsequent film depositions. This also
tended to lend rigidity to the polyimide and prevent out-
gassing during wire bonding, resulting in better bond
adhesion. The 7059 thickness in this case was 2,000 _.
3.2.3 Chip Slicing/Mounting/Bonding
The original garnet crystals were in the form of 3"
diameter wafers. These were scribe-cut on a Rucker & Kolls
Model 400 wafer dicer/scriber saw with diamond cutting wheel
and broken into 3/4" square pieces. Film deposition,
photolithography and processing were then conducted on these
pieces, each of which had 3 or 4 circuit patterns on it. --
Prior to dicing into individual chip circuits, these
crystals were bonded to a silicon wafer using a thermo- __
plastic (Crystal-Bond) and were then spin-coated with
Shipley's photo-resist for protection. The same diamond
saw was then used to cut completely through the crystal,
forming individual dies. The photo-resist was then removed
with acetone, followed by heating on a hot plate to melt
the thermoplastic. After removing the dies (chips) the
thermoplastic was removed in an ultrasonic acetone bath and
spray rinse.
Each chip was bonded to its own gold-plated P.C. "paddle"
board using small dots of Crystal-Bond at four points around
the periphery of a hole in the board (used for Faraday magneto-
optic observation of bubble behavior). This "paddle" matches
microscope test stations both at Sperry and at NASA-Langley. --
Wire bonding from the circuit board pads to the chip pads
was accomplished with 0.001" diameter aluminum wire using a
Kulicke & Soffa Model 4123 ultrasonic wedge bonder.
3.2.4 Garnet Materials
All test circuits were fabricated on YI.92Sm0.1Ca0.98Fe4.02
Ge0.98012 films with nominal thickness, h of 6.0 _m,
magnetization, 4_M of 130G, and uniaxial anisotropy, Hk of _
670 Oe. These properties give a near-strip-out bubble
diameter of 5.5 - 6.0 _m.
3.3 Bubble Component-Chip Test Electronics
A bubble tester system was constructed as part of the
contract. The design goals were to provide a testing --
capability with a propagation frequency range from psuedo
dc for microscope observations to i00 - 200 KHz for gate
and/or high speed operation. Most importantly, the pulse
sequence, width, delay and amplitude must be programmable
during a high speed burst to accommodate gate testing,
besides being reprogrammable between bursts.
The general outline of the tester is shown in Figure 3.3.1.
The system has a number of pulse generators which are pre-
programmed to specific pulse characteristics. The direct
memory access (DMA) controller then outputs preprogrammed
sequence control data from RAM through the general purpose
input/output (GPIO) interface to trigger (select) a particular
pulse and route it to the appropriate power driver. Sixteen
data lines are available for trigger control of external
generators. The rate of output from the GPIO interface is
controlled by handshaking with an HP 8116A function generator
-- and can range from a minimum frequency of less than 1 hertz
to a maximum of 750 - i000 KHz. With this approach, a given
test device line can be driven at up to a megahertz frequency
__ with preprogrammed pulse to pulse phase, amplitude, and width
control. This provides the flexibility in high speed, over-
lapping (device line vs device line) testing required, for
example, by bubble replicator gates. The ratio of the GPIO
--- output sequence control data rate, and the propagation rate
determines the resolution within a propagation interval
for control conductor timing or propagation pulse timing
_ variation.
The bipolar power stage has two different implementations
presently. One uses power MOSFETS, the other uses integrated
-- circuit memory drivers.
Figure 3.3.2 shows the MOSFET circuit. The test device is
_-- driven by the differential voltage developed when either of
the nominally off MOSFETS is turned on in an analog fashion.
The benefits of this power stage are its high speed (5 nSec
_ switching), high current capability (>i amp), and ability
to easily mix drive pulses of unequal pulse amplitudes.
The disadvantage is that the test device is normally floating
at 40 volts. This has caused problems when a lead to the
--- test device is accidently grounded placing 40 volts across
the device which destroys it. The 40 volts also caused
problems when third level control conductors, driven by
_ pulse generators nominal_y holding, for example, a gate
conductor at zero volts, effectively put 40 volts across
the dielectric layer resulting in breakdown and at least
damaging a region of the test device. Multiple analog
control inputs can be "OR"ed to either input to permit
mixing pulses of different timing, amplitude, polarity and
width to a test device's lead. With the DMA data dumping,
_ - pulse mix can be preprogrammed so that bursts of almost any
pulse mix can be provided.
3-6a

I Forming
-- Pulse
IEEE-488 forming
Interface
Pulse
forming "_
_ Bipolar
H-P EMA Power
Ccmputer9836SController _ PulSeformingI _ Stage
o .Interface forming
Rate SequenceControl
Control
Sandshaking
IPulse/functionb
--- IGenerat°r 1
--- Figure 3.3.1 BubbleCircuitTester Based on HewlettPackard9836S.
3-7
Figure 3.3.2 A power MOSFET driver provided high speed,
large current pulses (as described in text)
but kept test device floating at 40V.
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Figure 3.3.3 shows the bipolar integrated circuit power
stage. It uses low cost integrated circuit memory drivers.
These I.C.'s consist of TTL logic selectable current sources
and sinks which can handle 600 - 750 mA of current. This
provides a maximum of 1.2 - 1.5 mA/_m current levels in
present bubble test chips and is perfectly matched to the
0.75 - 1-5 mA/_m levels typically used in testing. If more
current is needed, the memory drivers can be paralleled
to meet any foreseeable current needs. By appropriately
selecting the source-sink polarity across the bubble test
chip conductor, the desired current direction can be
chosen. The driver as shown in Figure 3.3.3 simply takes
a TTL level gating pulse (GI or G2) to produce the desired
polarity of current flow. Amplitude of the current pulse
is controlled by Vcc2. The NAND gates used at inputs G1
and G2 simply prevent both source-sink pairs from being
turned on simultaneously.
The advantage of this power stage compared to the MOSFET
stage is that the test device is nominally at ground
_ potential and that TTL inputs are used for control. The
disadvantages are slower speed (50nSec switching), lower
maximum current for non-paralleled driver circuits, and
greater difficulty implementing computer controlled, un-
equal pulse amplitudes. For this power stage, simple TTL
inputs can be "OR"ed to mix pulses with different widths
but the sacrifice is the amplitude control.
3.4 Chi_ I - Barriers andISimple Storage Loops
_-- 3.4.1 Chip I Description:
Chip I is an apertured dual conductor bubble propagation
circuit, which has eleven different propagation loops
which are repeated in four groups with variations. Each
loop has a different design of a bubble barrier, where the
object of the barrier is to preserve the natural bubble
lattice spacing that has been designed into the propagation
apertures. As the bubbles propagate around these simple
loops, bubbles on one side of the loop are propagating in
__ a direction opposite to those on the other side of the loop.
Since the rows of propagation apertures have been placed
closer together then in non-self-structured devices, the
loop propagation results in two rows of bubbles slipping
past each other and being pushed against the barriers due
to bubble to bubble repulsion. A simple closed loop of
propagating bubbles, with a method of confining these
closely packed bubbles, is a basic building block of the
major/minor loop memory design.
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Figure 3.4.1 illustrates a portion of Chip I, showing some
of the eleven propagation loops and barriers. The barriers
were created by ion-milling the garnet, removing from 0.2
to 0.8_ from the garnet which is approximately 7.0um thick.
As a result of the ion-milling, the resulting barriers
include mesas, channels, craters and recesses where
recesses are wide channels entirely containing the storage
loop.
Figure 3.4.2 displays the photomask used for defining the
barriers. The dark areas are regions where the garnet
surface was ion-milled. Ten barrier types are illustrated
in the figure, and one of the eleven propagation loops has
no garnet barrier. The loops and barriers are described
as follows:
i) "real bubble" barrier
2) "crater" barrier
3) "sinusoidal narrow channel"
4) "variable spacing and width channel"
5) "narrow, straight channel"
6) "narrow, sinusoidal mesa"
7) "narrow, straight mesa"
8) "wide, straight mesa"
9) "sinusoidal recess"
i0) "straight, narrow recess"
ii) "straight, wide recess"
Propagation loops in Figure 3.4.1 and barriers in Figure
3.4.2 are labeled with the above identification numbers.
They will be described in more detail next.
The 'real bubble' barrier (i) is basically a control loop
having no ion-milled structure. The loop also, however,
provided the first experimental opportunity to observe
bubbles being propagated while surrounded by interacting
bubbles.
The 'crater bubble' (2) allows essentially simmulating
bubbles which are fixed in position. Placement of these
craters, milled into the garnet surface, can take the form
of a hexagonal structure, and can assist in defining the
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Photo of a chip I sample showing propagation loops
and barriers.
Figure 3.4.1
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bubble lattice structure. Additional rows of craters could
be included for additional barrier control. If the craters
were milled completely through the garnet, this void would
appear to a bubble as a neighboring bubble with one-half
the magnetization of the garnet.
Channel barriers (3,4,5) are milled channels of approxi-
mately a bubble diameter in width which are placed around
the loop at various spacings and with various widths. This
structure effectively simulates a stripe domain, with reduced
magnetization, as the barrier.
Mesa loops (6,7,8) have the entire propagation loop on a
raised mesa region formed by milling away the surrounding
garnet. Bubbles are repelled by the mesa edge again as from
a domain with the same magnetization sense although with a
lower magnitude.
Recess loops (9,10,11) place the storage loop inside the
milled region, essentially a reversal of the mesa structure.
_- In this case bubbles are attracted to the milled (loop)
side of the thickness discontinuity.
The sinusoidal shape of some of the barriers allows a more
uniform force (spacing) between bubbles as they're slipping
past one another in the two columns. This shape also lends
position stability to the bubble lattice when it is alter-
_-_ nately switched between hexagonal and square packing during
propagation.
The four groups of these eleven loops vary the aspect ratio
of the propagation apertures and vary the overall scale of
the storage loops relative to bubble diameter. Figure 3.4.3
shows the two aperture shapes used. One shape uses width/
- length of 0.50. The other used width/length of 0.67. In
general, testing was performed using the 0.67 aspect ratio
apertures. These two shapes are used to make two of the four
groups. The remaining two groups are a repeat but at a 0.75
scale factor. The complete Chip I conductor outline for one
of the propagation conductors is shown in Figure 3.4.4. The
two loop scales allow a wider range of bubble spacing (l) to
bubble diameter (d) to be explored than can be achieved with
bias field changes alone. For the material used and the cir-
cuits built, the I/d for the larger loops can be varied with
__ bias field from 3.5 to 4.5. For the smaller side loops, I/d
ranges from 2.5 to 3.5.
The overall dimension of Chip I is 0.25 inch by 0.25 inch,
_ and the "active area" of each of the two large test circuits
is approximately 400 _m by 800 _m. The 75_ reduction for the
two smaller circuits gives an "active area" near 300 _m by
600 _m. Only 60_ of the conductor width is used for the
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Figure 3.4.3
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propagation loops in order not to subject the bubbles
to the large normal magnetic field generated by the
conductor near its edge. Neighboring sides of a loop
are separated by four propagation steps or I A.
3.4.2 Chip I Planar Fabrication Using a Polyimide Dielectric Spacer:
A polyimide spacer was used successfully to cover the ion
machining of the garnet and provide a planar surface for
subsequent fabrication layers. A number of interesting
things were learned about using polyimide in this type of
an application. Profiled barrier steps where the ion
machining process Was tailored to give more gradual garnet
thickness changes were also developed for fabricating devices
without polyimide. Both of these topics are covered in
Appendix A - Fabricating Circuitry Over Ion-machined Garnet
Barrier Steps.
3.4.3 Chip I Testinq Results:
Chip I testing results are presented in terms of:
• General observations near midpoint bias and
propagation current densities,
• Bubble propagation as a function of propagation
• current with fixed bias fieldjand
• Bubble propagation as a function of bias field
with fixed propagation current.
These observations were all made using the second circuit
in Figure 3.4.4 which is the large scale circuit with
apertures of 0.6 aspect ratio. Propagation on the smaller
circuit, number three in Figure 3.4.4 is described subsequentl_
followed by a summary or conclusion about the relative
performance of the different barriers. --_
Chip I Relative Barrier Behavior:
The following components describe the propagation of
bubbles at a conductor Current density of 0.5mA/_m with
5.s wide non-overlapping bipolar pulses. The normal bias
field is approximately 48Oe. The milling depth or barrier
step height is 0.2pm with a sharp step and polyimide planar
base for the propagation conductors. Testing speeds were
psuedo DC so that observations of bubble behavior could --
be made.
i. "Real Bubble"
This propagation loop requires neighboring bubbles in
the lattice to provide the barrier action required to
maintain the proper bubble location around the loop. The --
loop works well if fully populated but is subject to
bubbles comprising the 'barrier' and the loop swapping
positions when the loop is not fully populated.
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2. "Craters"
These small regions milled into the garnet provide a
barrier behavior similar to a bubble at the same location,
_-- but with a reduced effect. At this milling depth (3_
of h), the craters were too weak to improve much over
the control loop #i. However, many of the craters
captured bubbles that were outside the propagation loop.
The loop works well with these captured bubbles in the
barrier craters. A combination of deeper milling and
captured bubbles could be a good, stable barrier. The
benefits include 2-dimensional positioning control and
the possibility of ignoring conductor continuity over
the 'barrier' since only_25_ of the conductor crosses
a step.
3. "Sinusoidal, Narrow Channel"
Bubbles outside the loop are attracted to the outside
of the inner channel edge, resulting in these bubbles
being too close to the propagation apertures and bubbles
in the loop. When several outside bubbles are present
on both sides of the loop, bubbles in the loop will move
into the central region of the loops and will not propa-
gate. However, the loops works well if there are no
bubbles on the outside of the channel in that the loop
bubbles are effectively contained.
4. "Variable Spacing and Width Channel"
As the bubbles propagate around the loop towards the
-- narrow end of the barrier loop, many of the bubbles jump
into the wide part of the channel (N 1 d wide) and remain
in this location blocking further propagation at this end.
__ At the other end of the loops, where the channel is further
away from the apertures, bubbles circulate properly, albeit
in a shortened loop due to the blocking at the other end.
At higher propagation current levels, greater than
-- 1.0 ma/_m, where the magnetic fields from the apertures
can move the bubbles in the channel, the whole loop would
function with bubbles jumping in and out of the channel
-- as energetically expedient.
5. "Narrow, Straight Channel"
Bubbles in the loop attach to the inside of the outer
step of the channel, thereby placing themselves too far
from the apertures for proper propagation. This is similar
--- to the behavior of the out-of-loop bubbles in #3 above.
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In both cases, bubbles want to occupy the channel. --
Being approximately 1/2 d in width, the channel doesn't
do this well either and results in generally unstable
operation at its best.
6. "Narrow, Sinusoidal Mesa"
The edge of the mesa barrier is too close to the
apertures in the propagation track, This results in the
outside bubbles, which are attached to the barrier, forcing
the active bubbles into the center of the loop. Barrier -4
behavior in terms of bubbles crossing in or out was good.
7. "Narrow, Straight Mesa" ---
This barrier behaves the same as number 6.
8. "Wide, Straight Mesa"
Outside bubbles are again attached to the edge of the
mesa, but in this design the spacing between these
attached bubbles and those in the storage loop columns
is close to the natural lattice spacing, which allows
both the mesa edge positions and the propagation track
positions to be occupied by bubbles. This loop works
well.
9. "Sinusoidai Recess"
Bubbles in the propagation track are nicely attracted
to the edge of the recess barrier, which is positioned
quite close to the apertures. This design thereby
places the bubbles perfectly for the apertures. Bubbles
follow the sinusoidal edge of the barrier during
propagation, demonstrating that this design works well.
i0. "Straight, Narrow Recess"
This design works well, similar to number 9: at low
conductor current densities. At high current densities,
active bubbles are sometimes ejected at the ends of the
lo0p, and many bubbles center themselves along the
barrier edge.
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_ ii. "Straight, Wide Recess"
Bubbles in the loop are atracted toward the barrier edge,
the same behavior as loops 9 and 10. Because of the extra
-- width of the recess, however, the bubbles are moved away from the
propagation apertures. With or without bubbles outside
the barrier, active bubbles propagate well. Due to the
wide recess, the propagation looks sloppy, but it works.
Propagation Current Behavior:
Observation of bubble propagation in circuit number 9, sinu-
soidal recess, and number i0, narrow recess barrier, as a
function of the bipolar conductor current magnitude are pre-
sented in the following table. A current pulse width of 5_s,
and a normal bias field of 49 oe were employed for these tests.
At this bias field, bubble spacings are approximately 3.5 bubble
diameterS.
Conductor Circuit Circuit
Current #9 #i0
ma/_
0.25 Bubbles moving slightly. Bubbles moving
slightly.
0.38 Bubbles are moving, but Bubbles propaga-
having problems when not ting fairly well.
aided by lattice but opposed
by counter direction bubbles.
0.50 Good propagation. Good propagation.
0.75 Good propagation, but one Good propagation.
corner temporarily strips
out bubbles as they pass.
1.0 Bubble stripping at ends of Same as #9.
loop with occassional bubble
rejection; some tendency fQr
_ bubbles to move to outside
of barrier.
1.5 Same comments as for 1 mA/_m, Same as #9.
- except the effects are more
pronounced, bubbles strip-
ping at the middle of the
loops.
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Based on the results presented above, loop #9, sinu-
soidal recess barrier, was tested for bubble propagation
with a fixed conductor current as a function of the normal
bias field. The conductor current density was O.60ma/_m.
At this current density, the data below demonstrates an
average bias field operating margin of 20%.
Bias Performance on Circuit #9, i_ period
Field Sinusoidal Recess Barrier d - bubble di_
(Oe) - _
41.3 Some bubbles strip out.
44.6 Bubble diameter approx. 110% of 3.0
aperture width: some bubbles
strip out.
47.0 Bubble diameter approx, equal to 3.3
aperture width; some bubbles punch
through the barrier, but are not
lost.
49.4 Bubble diameter approx. 85% of 3.9
aperture width; bubbles propagate
smoothly along track and place
themselves nicely in the sinu-
soidal barrier wells; bubbles do
not hang on or jump through the
barrier.
50.5 Bubble diameter 80%; works well. 4.2
53.5 Bubble diameter 75%, works well. 4.4 _
54.7 Bubble diameter 66%, works well. 5.0
59.5 Bubble diameter 50%, works well. 6.7
60.6 Bubble diameter 40%, most bubbles 8.3
have collapsed.
Propagation of Tightly Packed Bubbles in Circuit #3(Figure 3.4_4)
Propagation with smaller bubble-spacing to bubble diameter
ratios has also been demonstrated using Chip I. This was
done using the 'smaller scale' half of Chip I which provides
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-- a spacing to diameter ratio of 2.5. This is an important
result in that a ratio of 2.5 - 3 is necessary for a 107
bit chip using _2 micron bubbles. Margins have not been
accurately measured but in general, the propagation currents
-- need to be higher (l.5mA/micron) due to the smaller size
of the apertures in the propagation conductors.
Conclusions About Barriers:
i. The shallow barriers used in these tests cannot generate
the forces necessary to arbitrarily position the bubbles
without regard to the nominal lattice spacing.
2. Large current pulse amplitudes in the conductors expand
the bubbles enough, so that if the garnet barrier is
nearby, the bubble will penetrate the barrier and thereby
be susceptible to being ejected from the loop.
3. Narrow channels tend to mix bubbles from both sides of
the channel.
4. Two dimensional positioning abilities of the craters and
the sinusoidal barriers aid the placement of the bubbles
and promote smooth propagation under proper conditions
of bias field, conductor current, and barrier spacing.
5. The recess barrier appears to offer the best control and
confinement _f all the barriers tested and evaluated.
Its weakness is the proximity of the barrier and the
ejection of bubbles at high propagation currents with
low bias fields. However, the barrier works well at the
--- desired low propagation currents. Because the active
bubbles are exactly positioned by the barrier, optimum
interaction with the apertures can be obtained. Since
--- the barrier presents a repulsive force to bubbles outside
the loop, these bubbles are not affected by the propagation
fields, and the contamination effects are reduced.
6. No conclusions were formed about the 0.5 aspect ratio
apertures versus 0.6 aspect ratio apertures. Most testing,
however, used the 0.6 aspect ratio apertures as they more
closely approximate the aperture shape expected in a device
using _2_M diameter bubbles (aspect ratio of 0.8).
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3.5 Chip II - Group Barriers, Slipping Bubble Columns and
Deliberate Propagation Defects
3.5.iChip II Description:
Chip II is designed to provide further understanding
of mesa and recess barriers, in particular with groups
of loops compared to the single loops of chip I. Chip II
also explores the behavior of self-structured bubble
columns slipping past each other as needed for the
storage area in a major/minor loop device structure.
Finally, chip II tests the defect tolerance aspect of
the self-structured approach by having deliberate
defects in the propagation lithography.
Chip II was designed with the following features as
shown in Figure 3.5.1:
- single propagation loops
- single propagation loops with aperture defects
- triple propagation loops, co-rotating
- triple propagation loops, counter-rotating
- triple propagation loops with aperture defects
- triple propagation loops with 50_ aperture
defects
- mesa and recess barriers
Figure 3.5.2 shows the individual conductor patterns
and barrier milling artwork. Figure 3.5.3 shows details
for 1/3 of the chip. The single loops are essentially
duplicates of chip I loops for reference as control loops.
The single loops and triple loops with aperture defects
have single propagation apertures missing in both con-
ductor layers. These are to test the ability of the self-
structuring to maintain loop operation despite imperfect
fabrication. Counter-rotating and co-rotating loops
result in different column slipping environments. In the
co-rotating loops, each bubble column has its surrounding
columns moving in the opposite direction. This operating
mode is the best from an I/O track and gating point of
view but puts the bubbles in a structure with the least
'lattice' type support. The counter-rotating loops result
in a storage area made up of hexagonal packed, two column
wide lattices of bubbles moving together. This gives better
lattice support but is less desirable from the I/O track
and gating points of view. This is because the ends of
the storage loops don't line up when positioned for proper
hexagonal positioning of the bubbles. The triple propaga-
tion loop group with 50_ defects is included as a means,
depending on point of view, of testing defect tolerant
operation at an extreme level of defects or testing whether
operation would work well with propagation elements only
at every other storage cell.
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MESALOOPS RECESSEDLOOPS
I
A - COUNTER-ROTATINGGROUPOFTHREELOOPSWITHINA SINGLEBARRIER
B-CO-ROTATINGGROUPOFTHREELOOPSWITHINA SINGLEBARRIER
C- SINGLELOOPWITHINTENTIONALMISSINGAPERTURES
D - MESABARRIERCONTROLOOP
E - COUNTER-ROTATINGGROUPOFTHREELOOPSWITHSEPARATEBARRIERS
F -CO-ROTATINGGROUPOFTHREELOOPS
G-LOOPSWITH50%INTENTIONALDEFECTS
H - RECESSEDBARRIERCONTROLLOOP
FIGURE3,5,1COPYOFCOMPOSITEPHOTOGRAPHOFCHIP2WITH
REPRESENTATIVEFEATURESLABELED,
Barrier and propagation layer artwork for Chip II. Dark
areas are where garnet is milled for barriers or aluminum
is milled for apertures.
Figure 3.5.2
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50_ Defects
1/3 of Chip II showing details of recess barriers and
propagation conductors. In particular, the two versions
of 50_ defects is shown. Loops a & b functioned better
than c.
Figure 3.5.3
3.5.2 Chip II Fabrication:
In the chip II's fabricated, •apertures are generally 6_m
by 12Bm, and the bubble •diameSer is in the 5_m to 6_m
range. The propagation conductors were made from either
evaporated AI, or KI-4_ Cu, or sputtered AI.
Chip II samples were fabricated in three different
structures with regard to barrier step shape and spacer
dielectric material. Figure 3.5.4 illustrates the
approaches. The key concern is to obtain a sufficient
discontinuity in the garnet thickness to provide a good
barrier and yet obtain continuous propagation conductors
across the barriers. The threestructures fabricated are:
abrupt barrier steps wlth a polyimide glass planarizlng
spacer covering (3.5.4a), abrupt barrier steps with
glass spacer covering (3.5.4b), and profiled barrier steps
with glass covering (3.5.4c). Details on the 'a' and 'c'
structures are presented in Appendix A.
The simplist structure to fabricate with consistent
results is the abrupt garnet step with a glass spacer
(3.5.4b). Unfortunately, this structure functions poorly
from the discontinuities in the propagation conductors
when crossing the barrier steps. Changing from evaporated
A1 cbnductors to sputtered A1 with better step coverage
• capability didntt_ cure this problem. Besides making propa-
gation in the storage area operate poorlyR this structure
gives the illusion that the barrier also works very poorly.
The reason is shown in Figure 3.5.5_
Because of the discontinuities or at least reduced thick-
ness of the propagation conductors over the barrier, the
propagation current tends to flow around the loop areas
as shown in 'A'. One effect of this difference in current
flow is to create unequal magnetic potential energy wells
from the apertures on the inside versus the outside of the
barrier. This results in bubble propagation which removes
bubbles from the propagation loop as shown in "B". The out-
side pole #3 is sufficiently stronger then the inside pole
#3 to overcome its separation disadvantage and attract
bubbles across the barrier. A second effect of the dis- --
torted current flow is to increase the current density
near the edges of the conductor. This is due first,
directly to the distorted density, and secondly, because
the average current density must be increased to get adequate
current density in the deprived areas inside the barriers.
The overall result is to increase the conductor edge effects
which cause bubbles to strip out and propagatepoorly. --
These edge effects are particularly disruptive on chip II
because propagation loops cover a relatively large percentage
of the conductor width to enable better study of slipping
columns of bubbles when propagating.
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a) Abrupt barrier
step with Propagation Layers
PI/7059 spacer ' 7059 Glass
-- PI
Garnet
b) Abrupt barrier
s "glass spacer Propagation yer
i f
7059 [_ 7059 I 7059
Garnet
c) Profiled barrier
-- step with 7059 i n_glass spacer Propagat o ayers/
Garnet
Garnet barrier/spacer layer structures used in Chip II
to test barrier and propagation performance.
Figure 3.5.4
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J-- As a result of the poor conductor behavior, no generally
useful results were obtained using the 3.5.4b structure.
The 3.5.4c structure With profiled barrier steps gave
occasionally good results for barrier steps of less than
_0.4 micron. The greatest difficulty with this structure
is the poor repeatability in profile shape and the diffi-
culty in making timely, accurate measurements of the
shape. SEM photographs and Dektak II profilometer
measurements were used to monitor the results as dis-
cussed in Appendix A. At barrier heights greater than
_0.4 microns, the garnet step became more like the abrupt
3.5.4b structure and its problems. Samples with this
structure were not used extensively for propagation and
-- barrier testing.
The 3.5.4a structure with polyimide glass covering
abrupt barrier steps resulted in the best samples. This
general approach was the first taken early in the contract
when polyimide alone was used as the spacer layer in
initial Chip I fabrication. Problems with blistering,
-- peeling and wire bonding from polyimide outgassing resulted
in the 3.5.4b and then 3.5.4c approaches being used first
on chip II. During that time, improved polyimide materials
were developed by vendors such as Hitachi with which we
fabricated the successful 3.5.4a structure.
The po]yimide glass spacer worked well as a base for
subsequent fabrication. Bubbling and peeling were not
problems and neither was wire bonding to the conductors
deposited on this base.
As a side note, the use of this planarizing spacer is not
planned for future device fabrication when mil spec temp-
erature ranges will be a concern. At that point, ion
implantation to provide barriers by damaging rather than
removing appropriate volumes of garnet will be used to
provide barriers and a planar surface.
3.5.3 Chip II Testing:
The various arrangements of loops and barrier in chip II
all showed relatively equivalent performance. Both recess
and mesa barriers were effective at keeping bubbles con-
tained in their loops or groups of loops. Additionally,
for those groups of loops with a single common barrier,
both co-rotating and counter-rotating movement of bubbles
(one loop relative to the next) showed good stability of
column motion. This stable motion (no jumping between
loops) was even maintained at positions where deliberate
defects in the propagation structure could have upset the
movement. Figures 3.5.6 and 3.5.7 show propagation margins
-- for the mesa and recess loops. Overlapping and non-
overlapping pulses refers to whether the propagation pulses
were overlapping temporally by 33_ or were separated with
-- no overlap. 3-29
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The primary loss of bubbles from the loops occurred at the
ends where fields from the edge of the propagation conductors
would strip or collapse bubbles depending on drive current
levels and bias field magnitude. The loss rate from these
effects was low enough that good observations of fully popu-
lated loops could be made. In a memory device, these
edge effects would not be present due to cancellation by
return conductors and will not be a Droblem.
The operation margins shown in 3.5.6 and 3.5.7 for triple
loops is essentially identical to the margins for single
loops and in both cases were unaffected by the deliberate
propagation defects. The significance of this result is that
it demonstrates that neighboring columns of bubbles can be
propagated at a self-structured density in a lattice slipping
mode. This combined with the good performance of the co-
rotating loops indicates major/minor loop architectures
similar to conventional chips are possible while obtaining
the densities and defect tolerance benefits of the self-
structured approach.
Good results were also obtained for the group of loops with
50_ intentional propagation defects. This was included to
test, depending on perspective, an extreme level of fabrication
defects in a device which nominally would have propagation
structure at all bubble positions or a propagation design with
structure at only half the bubble positions. In either case,
the loop propagated bubbles successfully although with smaller
margins then fully structured loops and with much greater
dependence on having bubbles at every position. This
successful propagation confirms that the self-structured
approach does provide good defect tolerance in storage areas.
This could allow memory devices which have good production
yields without the need for redundant loops with their
corresponding added control overhead and loss of effective
device area. If a reduction in the number propagation
features is desired instead, these results indicate that
good possibilities exist for this approach despite there being
no stripe domains and having bubbles slipping past one another
as in a fairly conventional architecture.
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3.6 Chip III- Circular Storage Area, Strip-Bubble Non-slipping
Lattice
3.6.1 Chip III Description:
The basic concept of this chip is to propagate stripe
and bubble domains in a circular circuit with multiple
apertured conductors. This results in storage areas
in which no slipping motion of bubble columns is used
and which have varying densities (from 0 to 50_) of
stripe domains to maintain order of the lattice.
Figure 3.6.1 shows the lattice domain patterns used in
the chip. Pattern 'A' would have nearly 100% bubbles
with a stripe present only once per pie shape propagation
section (Figure 3.6.2). Pattern 'B' has five columns
of bubbles for every stripe domain, pattern 'D' has two
columns of bubbles for every stripe domain, and pattern
'C' has only one column between stripes. These patterns
determine what domain pattern is generated when a
current pulse is used to generate stripes and bubbles.
One of the central questions for this chip was to see
whether stripes were needed, and if so to what extent,
to maintain stability in the bubble positions. All of
the 3.6.1 patterns used in chip III position bubbles in
hexagonal lattice positions and maintain that pattern
during propagation.
-- These lattice patterns were placed end to end to from a
complete circular path of which Figure 3.6.2 shows nearly
one half for one of the conductor layers. As shown, the
individual conductor layer is made up of roughly pie shape
sections and the propagation current flows radially in
these sections. The entire chip is made up of four con-
ductor layers which include return planes and via inter-
connects to form a complete electrical circuit. One
propagation layer (two conductor layers) is shown in
Figure 3.6.3. The current flow can be followed by starting
at the via at position 'a'. Here the current enters the
propagation section centered in the figure by flowing away
from the via at 'a' towards the via at 'b'. Along the path
it crosses the propagation structure. The patterning
looks unusual in this figure because the return conductor
also is patterned to match the incoming conductor but with
an aperture width circumferential shift to accommodate the opposite
-- current flow directions in the two layers. At via 'b' the
current flows from the incoming conductor to the
return conductor and then towards via 'c' which is equivalent
__ to via 'a' by symmetry for the next propagation section.
Continuing in this way, the current flows around the entire
circle made up of twenty propagation sections. The second
propagation layer (3rd and 4th conductor layers) is the
- 3-33
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4 stripe/bubble lattice
structures used in Chip III
Figure 3.6.1
Partial view of one
conductor layer in
Chip III. Propagation
current flows radially
in each of the pie like
sections.
Figure 3.6.2
ac
Figure 3.6.3
The current flow in a
propagation conductor and its
complementary ground return con-
ductor. Electrical connections are /
made through vias such as a,b,c, and d
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same except for being rotated nine degrees circumferen-
tially. This results in an interleaving of the vias and
connection pads for the two propagation layers. A pair
of larger 'feet' were provided for each propagation layer
to make external electrical connections and to break the
circle electrically. Note in both propagation layers,
the edges of the individual pie shape sections are
positioned to be equivalent to a stripe via.
__ 3.6.2 Chip III Fabrication:
This chip presented fabrication difficulties different
from chips I and II. In particular, the dependence on
-- a fairly large number of vias through which good electrical
connections are required between conductor depositions made
obtaining a fully workable chip difficult. While the
__ fabrication processes were being improved to successfully
build a complete chip III but before one was, successful
results from chips I and II resulted in this approach being
put on hold in favor of investigation of chip I and II
approaches.
3.6.3 Chip III Testing:
As a result of this approach being put on hold no testing
results were obtained for chip III.
3.7 Chip IV - Circular Storaqe With An I/O Track
Chip IV design was not built or tested since the chip III
__ effort was abandoned.
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3.8 Chip V - I/O Tracks, Gates and Generators
3.8.1 Chip V Description:
Chip V was the first test chip design to use the major
loop (I/O track) - minor loop (storage loop) concept
for self-structured bubble storage and control. The
geometry of each of the three conductor layers is shown
in Figures 3.8.1a (first propagation layer), 3.8.1b (second
propagation layer) and 3.8.2 (control conductor layer).
Figure 3.8.3 shows the two propagation layers together.
The superposition of both propagation layers and the control
conductor layer is shown in Figure 3.8.4. A schematic
layout of chip V is given in Figure 3.8.5.
The overall purpose of the chip was to test initial designs
of the I/O track, generators and a variety of gates. The
gates include transfer, swapand replicate functions for
storage loop-I/O track connection, I/O track to I/O track
transfer and swap, and I/O track merging.
As with all circuits in this study, bubble propagation was
accomplished with apertured dual conductors. The gates were
designed to use the two drive conductors and/or a third
conductor for bubble control. The standard apertures in
chip V were 6 microns by 12 microns for use with 5 to 6
micron diameter bubbles.
General descriptions of the component set (gates, detectors,
generators, etc.) included in the chip V design are given
in Section 2.3 of this report.
There were four hairpin generators in chip V (see Figures
3.8.2 and 3.8.5). Six micron wide conductors and a six
micron wide gap were used for three of them. The fourth
generator had ten micron dimensions (generator 3 at location
9 in Figure 3.8.5).
Two replicate gates were designed for chip V. Replicate
gate 14 (Figure 3.8.5) was designed to use a small ion
implanted area as discussed in Section 2.3.6. Ion implanta-
tion was not available at processing time and therefore was
not included in the fabrication process. Replicate gate 15
used a set of nested drive apertures. It was noted after
the chip V masks were made that this gate would not repli-
cate bubbles. Hence this gate was only studied as a set
of short nested drive sequence control gates (similar to
gate 5).
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Chip V control conductors.
Figure 3.8.2
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Figure 3.8.3
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Superposition of both aperture drive layers and the
control conductors for Chip V.
Figure 3.8.4
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I/O Track
1 - generator 1 ii - square corner
2 - generator 2 12 - control conductor swap
3 - I/O track square gate
corners 13 - hairpin transfer gate
4 - sequence controlled 14 - hairpin replicate gate
transfer gate 1 (with (for use with ion implant
-- long apertures) area)
5 - sequence controlled 15 - replicate with nested
transfer gate 2 (with drive apertures (non-
-- short apertures) functional as replicate)
6 - aperture control con- 16 - control conductor swap gate
ductor transfer gate 1
17 - merge gate 2
7 - aperture control con- 18 - merge gate 3ductor transfer gate 2
(with nested drive
-- apertures)
8 - merge gate 1
9 - generator 3 (larger hairpin)
i0 - generator 4
Chip V Schematic Layout and Feature Identification
Figure 3°8.5
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It should be noted here that while gate 12 (Figure 3.8.5)
was designed as a control conductor swap gate, it also
demonstrates a phase matching corner. In this mode, there
is no current applied to the control conductor and there
is no transfer of bubbles across the gate. This is shown
in Figure 3.8.6. The use of this phase matching corner
allows the use of oppositely rotating storage loops as
compared with the normal storage loop. This is again used
effectively in chips VI and VII of this study_
3.8.2 Chip V Fabrication: ---
All of the chip V testing was done on samples using the
following fabrication layers:
i. SiO spacer layer
2. ist. drive layer - AI/4_Cu
3. Chrome etch stop
4 Glass
5. 2nd. drive layer - AI/4_Cu
6. Chrome etch stop
7. Glass --
8. Control conductors - AI/4_Cu
3.8.3 Chip V Testing:
Storage Loops
Storage loops of Chip V were tested to establish the
operating margins of applied bias field vs apertured
conductor current. Figure 3.8.7 illustrates the oper-
ating margins for a simple propagation loop, where
bubble propagation was promoted by non-overlapping 5_sec
wide pulses in the two apertured conductors. The lower
bias field margin was limited by bubble strip-out, and
the upper margin by bubble collapse or ejection from the
circuit.
The same propagation loop was evaluated for bubble propa-
gation margins utilizing 6_sec wide pulses with a 33_
overlap (Figure 3.8.8). Bursts of four overlapping pulses
were applied to the circuit at a low repetition rate.
Figure 3.8.9 illustrates the operating margins. The lower
bias field margin at low conductor currents ('A') was
limited by bubble strip-out, and at high conductor currents
('B') by ejection from the circuit at the corners. The
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-- Phase matching corner.
Figure 3.8.6
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Figure 3.8.7
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upper margin was limited by ejection at low conductor
currents ('C'), and by bubble collapse at high conductor
currents ('D'). A majority of the failures occurred
at the corners of the loop. This indicated that the
_-- behavior of the ends of the loops could be improved with
further optimization of the design.
Propagation of bubbles around the minor loops of chip V
was also accomplished at higher speed• Again a set of
four overlapping pulses was utilized to advance bubble
domains one period (wavelength) of the propagation
aperture pattern•
Bubble propagation was observed with pulses 0.6_s wide
over a current density range from 1.0 to 1.6 ma/_m, and
was not observed with 0.5_s pulses• The pulse shape was
not ideal, since there was a considerable rise time of
80 to i00 ns With 33_ overlapping pulses, the period for
four pulses is 2.67 times the length of one pulse. There-
fore, the bubbles were propagating at a 0.62 MHz rate.
The pattern period on the circuit is 25.4_m, and propagating
at a 0.62 MHz rate results in an apparent limiting bubble
velocity of approximately 16 meters/sec. This is a typical
value for the garnet material used for this application.
When 2 _m bubble material is employed, rather than the
present 5 to 6 _m material, the propagation period will be
smaller and, therefore, the propagation rate should increase
-- to 1.5 MHz for the same limiting bubble velocity. Data in
the literature [ 2] indicates reduced operating margins
at 1.43 MHz for an 8 _m period dual conductor circuit, and
- represents a limiting velocity of approximately ii meters/sec.
I/O Tracks
Chip V included input/output tracks which require bubble
propagation parallel and perpendicular to the applied
current direction. Bubble propagation in the storage loop
_I and the I/O tracks perpendicular to the drive current was
easily accomplished with a current density of 1.0 to 1.5
ma/um (larger current densities were not evaluated).
._ Parallel propagation, as depicted in Figure 3.8.10a, was
marginal at 1.5 ma/_m. Ejection of the bubbles from the
track was the most common failure. It was often observed
that a bubble in transit from position 2 would jump to
_-- position 3a rather than position 3. Due to the spacing of
the apertures, the current density at position 3a is greater
than that at position 3, and results in a larger pole strength
at 3a. Even though the distance from 2 to 3a is larger than
from 2 to 3, the net attraction to 3a is often great enough
to cause the bubble to jump from position 2 to 3a.
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Aperture geometries for bubble propagation parallel
to the current flow.
Figure 3.8.10
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__ The performance of this style of propagation track could
be improved by incorporating the design of Figure 3.8.10b.
By increasing the length of the apertures, and also stag-
gering their position, the offending poles are placed
-- further from the intended bubble track and the current
density along the track is improved [ 2]. Propagation
in the reversed direction should suffer due to these
modifications. The staggered aperture arrangement was
included in the design of chip VI.
It should be noted that good propagation was also observed
in an isolated I/O track when the area around the track
was filled with bubbles. These bubbles acted as a barrier,
and promoted bubble propagation along the track. As a
-- result of these tests, barriers milled into the garnet
were included in chip VII.
Generators
Bubble generation with hairpin type conductors was demon-
strated with chip V. Approximately 200 ma of current, one
microsecond in duration, was required in a generator with
10 micron wide legs and gap, and 130 ma for 6 micron wide
legs and gap. Propagation of just-generated bubbles away
from the generator was accomplished for generators placed
on I/O tracks running perpendicular to the current flow
direction. The high currents involved make routing of the
lead in conductors for the generators important to avoid
disruption of the nearby bubbles.
Gates
All three of the merge gates displayed proper operation
with bubbles propagated by 5 _s wide current pulses, at a
_ current density in the conductors of 1.5 ma/_m. The
current pulses were not overlapping. This represents a
more stringent test than that to be used at normal high-
speed operation with overlapping pulses.
The sequence control transfer gates incorporate a set of
nested apertures at the loop end, and performs the bubble
transfer function with amodified propagation pulse sequence,
as described in section 2.3.6 of this report. Operating
margins were measured for gate 4 in Figure 3.8.5 with non-
overlapping 5 _sec wide propagation pulses in the two
apertured conductors, and are illustrated in Figure 3.8.11.
The lower bias field margin is again determined by bubble
strip-out, and the upper margin by bubble collapse. Data
--- at larger values of the conductor current was not taken due
to a limitation of the drivers. The same sequence con-
trolled transfer gate was evaluated with bursts of 6 usec
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wide pulses with 33% overlap. Figure 3.8.12 shows
improved operating margins when compared to the non-
overlapping performance.
The hairpin transfer gate (gate 13 in Figure 3.8.5 and
Figure 3.3.20) demonstrated proper behavior as it trans-
ferred isolated bubbles into and out of the storage loop.
At a bias field of 60 Oe,a 25 mA pulse was required to
consistently transfer bubbles. Lower currents were able
to transfer bubbles at lower bias fields.
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-- 3.9 Chip VI: Evolution of Chip V I/O Tracks and Gates,
Detection
3.9.1 Chip VI Description:
Chip VI was designed primarily to test many of the chip
V features which were not able to be tested because the
chip V I/O track worked so poorly. As a result of chip V
tests and at the suggestion of the literature [ 2 ] various
aperture offset techniques werestudied using apertures
cut in conductive paper. For various geometries equi-
potential lines were experimentally obtained. From this
data the current flow and resulting pole strength can be
determined. This technique was used not only for the
open sections of the I/O track, but also for the gate
regions where a minor loop and the I/O track meet. The
resulting chip VI layout is shown in Figure 3.9.1. A
schematic layout with identification of key features is
given in Figure 3.9.2.
_-_ Chip VI includes two hairpin bubble generators, two
magneto-resistive detectors, two input/output (I/O) tracks,
six minor loops, four with gates at their ends, a swap
gate, three different transfer gate designs, two bubble
replicate gates, and two merge gates. All of the elements
required for a memory device are included in chip VI
except for barriers. It is noted here that due to an error
__ in the photomask production process, the aperture in the
aperture-controlled transfer gate (Figure 3.9.2) was left
out. Therefore this gate was not tested in this work.
-- Additional dummy apertures were placed in the drive con-
ductor sheets to assure a uniform current density across
the width of the sheet. These apertures are not shown in
-- Figure 3.9.1 These dummy apertures, which are not directly
involved in bubble propagation, were placed both between
and outside of the I/O tracks. These would not be used in
_L a complete memory chip as a fully-populated storage area
would also promote a uniform current density.
Two types of bubble detectors were included in the chip VI
-- design (see Section 2.3.9 of this report). A strip-out
detector using long apertures was placed at one end of
chip VI. The drive conductor sheets were reduced to one-
__ half of their normal width (250 microns rather than 500
microns) in the strip-out detector region to increase the
current density. The nominal 35 nm thick permalloy strips
in these detectors were 6 microns wide and 75 microns long.
°-- One of the strip-out detectors was placed between the two
I/O tracks. An identical detector was placed nearby but
not in the I/O track bubble path so that it could be used
-- for noise cancellation in a bridge detector circuit.
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Chip VI geometry including the control conductors.
Figure 3.9.1
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Chip 6 Layout
Figure _ I/O Track /_k_/14 13 12 II 10 9 8
m _ F --" Gen 2
i
Det I j1 2 _ 3 4 5 6 7
Gen 1 _ r I/O Trackk_/
i
Gen 1 - hairpin generator 6 - minor loop end - no gate
Gen 2 - hairpin generator 7 - hairpin replicate gate
Det 1 - strip-out detector 8 - merge gate
(incl. dummy for noise cancellation) 9 - sequence controlled transfer gate
Det 2 - non-strip-out detector i0 - minor loop end - no gate
(incl. dummy for noise cancellation) ii - hairpin replicate gate (designed
1 - merge gate for use with ion-impant area)
2 - phase matching corner turn for 12 - minor loop end - no gate
minor loop 13 - hairpin transfer gate
3 - aperture controlled transfer gate 14 - control conductor swap gate
4 - minor loop end - no gate
5 - N transfer gate
Schematic layout for Chip VI circuit.
Figure 3.9.2
The non-stripout detector was included in chip VI at the
end opposite to the strip-out detector. In this design
the bubble moves between two short permalloy elements
(20 microns long by 6 microns wide). This non-strip-out
design was developed to:
i. Eliminate the need for stripping out which is
mobility limited. If one is moving the bubbles
at or near the material limit, then a rapid
strip-out device (as used in some conventional
designs) cannot be used.
2. Use less chip real estate.
3. Eliminate the need for higher drive sheet
currents in the vicinity of the detector
(these are required for the stripping out
to occur).
4. Take advantage of the thin film, optimally in-
plane magnetically biased Ni-Fe which can be
used in these devices.
3.9.2 Fabrication
The first set of chip VI circuits used 7059 glass as the
only insulator material between the two aluminum (apertured)
drive layers and also as the insulator between the top
drive layer and the third conducting layer (which included
the control conductors and the permalloy detector(s).
Some difficulty with rough aluminum deposition and the
difficulty of the thin (35 nm) permalloy to cover the
milled aluminum apertures initiated a study to planarize
the circuit (this would also be very helpful in chip VII
where milled barriers would be present). A description of
this planarizing work is included elsewhere in this report
(Appendix A). The final set of chip VI samples produced
used a polyimide planarizing layer as we'll as thicker than
usual insulating layers (see Figure 3.9.3). The thicker
insulating layers were used to avoid electrical shorts which
developed at some of the aperture edges in some earlier
samples. Thinner insulating layers which are electrically
adequate will be necessary to scale devices to the 2 micron
bubble size.
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Figure 3.9.3
Ni-Fe Detector Fabrication:
The resistance characteristic (magnetoresistance) is
expressed as a percentage, based on the resistivity.
difference between the orthogonal magnetization states
(Pmax.-Pmin.) , divided by the maximum resistivity, Pmax."
This is commonly expressed as _p/p but, by definition, a
constant dimensional factor, film length . (width x thick-
ness), relates resistance R to resistivity p, so one may
consider either _R/R or Ap/p. The percentages are the
same in either case. The Ni-Fe films used in these studies
had _R/R values typically between 2 and 2.8% as measured
on Si3N4 or SiO2-coated Si wafer test samples using a
constant current four-probe bridge device and a permanent
magne t . These saturation values were not necessarily
achieved in the etched sensors due to geometry effects
and resulting non-ideal domain formations.
Deposition parameters of importance to the magnetic proper-
ties of the film include composition, deposition temperature,
thickness, and substrate material and structure. The as-
deposited properties are further influenced by geometrical
effects from etching the sensor element, such as shape
anisotropy (tending to orient the magnetization in a parti-
cular direction) and demagnetizing field which opposes any
applied fields. Also, subsequent film layers and heat
cycling can influence the magnetic film properties.
All of the sensor films used in these studies were physical-
vapor-deposited from an alumina crucible by heating with
RF induction. Initial melt composition was 82.8% nickel,
17.2% iron with a small additive of pure nickel for fine
tuning of magnetostriction to a near-zero value. Substrate
temperature during deposition was nominally 250° and
deposition rate was 10X/second. A magnetic orienting field
of %95 gauss was applied during most of the depositions, so
that it and the shape anisotropy fields of the subsequently
ion-etched sensor strips established the easy axes of magne-
tization. Thickness was generally %350_ in keeping with
published data for maximum magnetoresistance values [7 ].
Our experiments with higher deposition temperatures and
greater thickness indicated that improvements may be possible.
Sensor element dimensions were approximately 6um x 25_tm and
6um x 80_m, with some loss in current path length due to
end contacts.
Hysteresis loop measurements of 8 mm dia. test films
deposited on borosilicate glass substrates at 250°C showed
typical values of coercive force, Hc, to be_2.0 oersteds
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--- and anisotropy field, Hk, to be_3.5 oersteds when
deposited in the presence of a 95 oersted orienting
field. Actual values of H and H. in the small sensor
• C K
__ strips are not readily measurable, but underlying surface
roughness, such as was encountered when aluminum was one
of the underlayers, is known to cause significant local
and general changes in these properties.
Polyimide serves as an excellent conformal, smoothing
coating. Ni-Fe test films deposited on 2OOO_ of SiO_
over fully cured PI had Hc & Hk values similar to films
deposited on glass. Polyimide does absorb water, however,
which could outgas during Ni-Fe deposition. As a pre-
caution, devices incorporating polyimide were stored in a
desiccator between process steps.
3.9.3 Testing
Propagation
Chip VI showed for the first time in this study an I/O
track which moved bubbles successfully. Propagation margins
for Chip VI were obtained for overlapping and non-overlapping
5 microsecond pulses in the aluminum drive layers. When
overlapping pulses were used a 33% (or 1.6 microsecond)
overlap of the pulses was used. Current densities up to
-- 1.4 mA/micron were allowed by the drive electronics. Opera-
ting margins for a chip VI I/O track and a minor loop are
given in Figures 3.9.4 and 3.9.5. These margins do not
__ reflect occasional bubble propagation failures where an
I/O track and a storage loop meet. These failures included:
__ i. Bubble movement from I/O track to minor loop
(and vice versa) with no gate pulses. This
motion appeared to be occurring at random
about 10_ at the time. All samples showed
-- similar behavior in this regard. Detailed
studies of this failure were not carried out.
Design of future gate architectures shall
__ need to optimize gate geometry and/or use
barriers to eliminate this problem. Chip VII
successfully used barriers to prevent this failure.
2. Bubbles in the I/O track were occasionally
pulled to the wrong end of the I/O track
apertures or would oscillate between an
aperture's inner and outer ends. Refer to
the milled barrier discussion for Chip VII
(Section 3.10 of this report) to see the
effects of barriers in preventing both of these
propagation problems.
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One of the test limitations for this device was the
requirement that testing be done on isolated bubbles
or on small sets of bubbles isolated from all others
for any of the high speed tests. This was due to the
absence of a data coding scheme in this phase of the
project. While some very slow propagation testing was
possible with visual observation "detecting" the bubbles
"in motion," high speed tests with overlapping pulses
could only show initial and final bubble positions and
not the exact path of a given bubble.
Detectors
The stripout detectors underwent two types of tests.
The first was with bursts of overlapping i00 ms pulses
where stripping-out was observed visually. The effects
of high speed pulses (e.g. 5 microsecond) could not be
studied with the television camera-microscope system avail-
able or with the operatorms eyes available.
The second type of test involved using the magnetoresistive
permalloy stripes as they would be used in a device-measuring
resistance change as a function of a bubble presence or
bubble non-presence. The initial results of this work were
disappointing with the signal level approximately equal to
the noise level. The signal level was typically 250 micro-
volts for a 5 mA current through the active detector. The
noise included the resistance changes related to the some-
what random variations of the domain structure of the
permalloy.
A study of domain structures in both short and long
permalloy stripes was initiated to attempt to understand
the domain instabilities observed. It was found that the
35 nm permalloy was showing the buckling domain structures
recently reporting in the literature [ 8 ]. The details
of the buckled domains were sensitive to the 6 - i0 G fields
due to the drive pulses in the device. Unfortunately the
behavior was not consistent. Therefore the use of a dummy
detector to cancel common noise was not able to help in
this case.
It is now known that the application of an in-plane bias
field would be helpful in increasing the signal level.
See the chip VII detector section of this report for some
work with in-plane biasing and the resultant higher signal
levels.
The non-strip-out detectors showed the same type of buckling
behavior as the longer permalloy strips of the strip-out
detectors. Signal levels of 500 _V were just barely above
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the random noise produced by the permalloy domain
P structure shifts. Again, refer to the chip VII detector
section for more successful results using this detector
approach.
Generators
Two hairpin generators were included in the chip VI design
(refer to Figures 3.9.1 and 3.9.2). The physical dimensions
of the two generatoKs wer_ identical. One of the generators
was placed on an extension of an I/O track. The other one
was placed outside of one of the I/O tracks along a set of
drive apertures identical to those of a storage loop.
Both generators produced bubbles with current pulses of
120 mA and above with 5 microsecond pulses. The generator
located outside of the I/O track (Gen 1 in Figure 3.9.2)
produced bubbles and the drive apertures moved these bubbles
in a very controlled fashion to the I/O track where they
merged with and moved along the I/O track. The generator
positioned on the extended I/O track produced bubbles as
expected, but the I/O track did not propagate these bubbles.
It was determined that this failure to propagate occurred
because the I/O track began at the center of the hairpin
and not behind the hairpin. The repulsion of the end of a
(missing) aperture is required to get the bubble started
along the track.
-- Gate Testing
The following is a review of the chip VI gate testing which
__ was accomplished. It should be noted that gate testing on
chip VI and VII suffered from two problems. The first were
delays in fabricating working circuits to test. Time was
not available under this contract to do thorough testing
-- of all gates. The second problem were delays in delivery
of capital equipment and supplies to construct test equipment.
Thus the following review of chip VI gate tests is neces-
__ sarily brief. Additional testing is expected to continue
under Sperry funding after the completion of this report.
The control conductor swap gate.(gate 14 in Figure 3.9.2
-- and Figure 2.3.26) was tested as a one-way transfer gate
(one half of the swap) with single polarity gate pulses.
Pulses of 500 ns at 17 mA were effective in transferring
bubbles in either direction. These tests were done with
isolated bubbles and with groups of bubbles with a spacing
to diameter ratio of_3.5. At this spacing the bubbles
interact but are not so close that they must be present at
all sites to prevent movement of bubbles to neighboring
empty sites by bubble interaction only. The spatial
separation of the two bubble paths in this gate and the
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successful operation of each half of the gate provide
encouragement that this gate will properly swap bubbles
when tested with a bipolar drive. Parts for the con-
struction of the driver arrived during the writing of
this report. Further studies will be required to evalu-
ate the bubble swapping function of this gate as well as
the behavior of this gate with a full array of closely-
spaced bubbles.
The design and operation of the sequence controlled
transfer gate is provided in Section 2.3.8. In chip VI
this gate design (gate 9 in Figure 3.9.2) was tested with
quasi-static 5 _s non-overlapping pulses. As anticipated,
changing the propagation sequence from the normal 1,2,3,4
sequence to the 1,2,1,4 sequence causes a bubble to move
from the storage loop to the I/O track. Bubbles in the
storage loop and the I/O track other than the bubble at
the gate position idle in place during the 1,2,1,4 pulse
sequence.
Memory Chip Initialization
One solution to the problem of initializing a self-structured
bubble memory device has been experimentally demonstrated.
Because of the close spacing of bubbles in the self-
structured device, bubbles probably can not simply fill the
storage area by being propagated in individually as in
conventional bubble devices. An approach for generating
bubbles at allpositions in the storage area simultaneously
may be needed. One approach, which was demonstrated earlier
was to use a very large pulse in a propagation conductor.
This pulse would generate bubbles at all apertures simultan-
eously and populate the device. The current required,
however, was more than an order of magnitude greater than
normal propagation current levels. A pulse this size was
close to damaging the conductor despite the device being
very small and fabricated on low 4_M garnet material. As
such, this approach was not scaleable to larger devices on
material with higher 4_M. The present approach is to heat
the garnet and device to reduce 4_M to a lower value and
reduce the necessary current for bubble generation. In the
present garnet material with a 4_M of 125 o_rsted at room
temperature, raising the temperature by _30 C reduced the
bubble generation current to the normal propagation current
level. Two techniques were used to heat the garnet; a heat
gun and Joule heating with currents in the propagation con-
ductors. This approach should be scaleable to larger devices
with higher 4zM values. If the propagation conductor is
used for local heating, a device with multiple storage areas
could possibly have them individually populated.
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3.10 Chip VII Design, Fabrication, and Testing
3.10.1 Chip VII Description_
Chip VII design efforts centered on adding various types
of milled barriers to the chip VI circuit design. Because
bubble propagation and initial gate tests on chip VI
circuits showed proper behavior, it was decided to use the
chip VI masks for chip VII aperture drive conductors and
control conductor layers. Additional masks were fabricated
J to test three barrier designs. They are:
i. Mesa barriers where the I/O tracks and the
storage loops are positioned within mesas
which are connected at the gates (Figure 3.10.1a).
2. Recess barriers containing the storage loops
__ and the I/O tracks with recess connections
through the gate regions (Figure 3.10.1b).
3. Recess barriers containing the storage loops
and the I/O tracks with no recess connection
at the gates (Figure 3.10.ic).
As noted in more detail in the Fabrication section below,
it was decided to evaluate the three chip VII designs with
two different orders of construction. One set of samples
__ would have the two aluminum drive layers put down first and
the control conductors (and permalloy detectors) put on
last (farthest from the garnet). The other set would have
the control conductors (and permalloy detectors) put down
--- first (closest to the garnet) with the aluminum conductor
drive layers put down above. These variations were
designed to test the drive layer effectiveness, gating
__ effects, and detector signal levels as a function of
spacing from the magnetic garnet layer.
3.10.2 Chip VII Fabrication:
Fabrication of five of the planned set of six chips was
completed. One of the chips was broken in process and
-- was not replaced due to time constraints. Four circuits
were patterned on each chip. Typical useful production
yield provided 1 to 4 useable circuits per chip. A listing
of the circuits which were completed is given below. The
-- number of circuits of each type is given in parenthesis.
Control conductor and permalloy deposited last:
(4) connected recess barrier
(0) non-connected recess barrier
(4) mesa barrier
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(a) Chip VII Mesa Barriers.
(b) Chip VII Recess Barriers,Loops & I/OTracksConnected.
+
+ _,i +
i
(c) Chip VII RecessBarriers,Loops & I/O
TracksIsolated.
Figure 3.10.1
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-- Control conductor and permalloy deposited first:
(1) connected recess barrier
(2) non-connected recess barrier
(2) mesa barrier
A polyimide planarizing layer and approximately 200 nm of
7059 glass were put down after the barriers had been milled
into the garnet. Subsequent layers of aluminum and 7059
glass were used to complete fabrication. The permalloy
for the detectors was deposited just before the aluminum
control conductors for each chip. Figure 3.10.2 shows
the cross section of one set of chip VII samples with the
permalloy and control conductors below the drive conductor
layers.
3.10.3 Chip VII Testing:
Propagation:
Propagation tests on chip VII circuits has shown that
barriers are a valuable aid to device performance. The
two propagation failures observed in chip VI,
a) bubbles passing from I/O track to minor loop,
_-- and vice versa, with no gate pulses, and
b) Dubbles moving to the wrong end of the I/O
__ track apertures (see page 3-49)
were not seen in the non-connected recess barrier circuits
°-- studied. The connected recess barrier chips and the mesa
barrier chips still showed the occasional interchange of
bubbles between the storage loops and the I/O tracks. One
-- new failure mechanism was observed with isolated bubbles
and the connected recess barriers. A bubble moving in a
storage loop toward an I/O track would hug the barrier as
expected. As the bubble reached the end of the storage
loop, where the normal bubble path would move it around the
end of the storage loop and down the other side, the aper-
tures did not always apply enough force to pull the bubble
away from the barrier. The bubble would occasionally stick
to the wall or would be pulled into the I/O track. This
suggests that non-connected recess barriers would be pre-
ferred if appropriate gating structures are used which will
pull the bubbles through the barrier. It is not yet clear
what effect self-structuring will have on these types of
problems. A fully populated system cannot be studied
-- without either a data coding system or a high speed micro-
photographic system. Figures 3.10.3 through 3.10.4 give
operating margins for storage loops and I/O tracks for
chip VII samples studied.
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Figure 3.10.3
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Figure 3.10.4
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Detectors °
The primary detector work with the chip VII samples was
to study the effect of having the thin permalloy detector
elements close to the magnetic garnet ascompared with
the permalloy detectors on top of the drive conductor
layers. The first observation of the permalloy first
samples showed that the permalloy-bubble interaction was
strong enough to trap the bubbles adjacent to (or partially
under) the permalloy for an isolated bubble. In most
__ cases a series of bubbles would propagate through the
detectors (due to self-structuring), although in some
samples the permalloy-bubble interaction was so strong
that only occasionally would a bubble escape from the
-- permalloy even with a bubble pushing from behind. In this
case the bubbles would stack up in the I/O track behind
the detector. The polyimide and 7059 glass spacer layer
__ was nominally one micron thick for these samples (see
Figure 3.10.2). Variations in this thickness or variations
in the permalloy may explain the subtle differences in
bubble trapping observed in these films. It should be
noted that the bubbles (nominal 5 to 6 micron diameter)
were moving in 6 micron thick magnetic garnet (or nominally
5 micron thick where the garnet had been milled). The
-- series of chip VII samples studied had milling depths of
0.75 micron and i.I micron.
The much stronger permalloy-bubbles interaction also
increased the signal level (change in detector resistance).
However, the domain buckling effect was still keeping the
noise close to the signal level. When a 38 G external
-- in-plane field was applied perpendicular to the long axis of
the short permalloy elements (non-stripping detector), the
detector signal became much stronger with a typical signal
-- change of 1 mV with a 5 mA constant dc current through the
detector when a bubble came into the detector. A 15 mA
current through the detector gave a 3 mV signal. These
results are very encouraging.
The only tests performed on the stripout detectors with
the permalloy close to the garnet was a quasistatic study
-- of the effects of stripping a bubble out along one of the
permalloy elements. An isolated bubble was propagated
until it was next to the long permalloy element of the
__ strip-out detector. Due to the bubble-permalloy interaction,
the bubble tends to stay immediately adjacent to the permal-
loy. The normal bias field is now reduced. The bubble
strips out along the permalloy. As the strip is lengthened
-- and shortened (to a bubble) the voltage change across the
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permalloy is measured for a constant current through
the detector. For a 5 mA current in the permalloy a
3.5 mV signal was observed with no in-plane biasing
field. This is nearly an order of magnitude above the
noise level in these long detector elements.
Gate Operation with Barriers
The replicate gate (gate 7 in Figure 3.9.2) with the
non-connected recess barrier (Figure 3.10.ic) was studied
to attempt to determine this gate's ability to strip out
a bubble through the milled barrier. Observations were
made using the microscope-television system and are
summarized below.
Quasi-static experiments using i00 ms pulses in the
replicate gate were used to strip out bubbles with no
propagation pulses. The bubbles were initially inside
of the gate conductor in either the milled storage loop
area or the milled I/O track. For most bubbles a 20 mA
current amplitude was sufficient to cause stripping out
to occur in the milled area. This amplitude would not cause
stripping out to penetrate into the barrier region. A
30 mA current amplitude was sufficient to strip the bubble
out and to punch it through the barrier. There were varia-
tions in the absolute values of these currents for different
bubbles (this may be an indication of the presence of hard
and soft bubbles), but the ratio between strip-out only and
strip-out with barrier punch through remained 2:3 within
the uncertainties of the measurements.
This confirms experimentally that with a power penalty,
gates should be able to move bubbles across a barrier
separating the storage and I/O track areas. This is desi-
rable for preventing the propagation failures noted at the
beginning of this section and also because it permits the
I/O tracks to be unpopulated or non-self-structured if
desired.
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4.0 Device ARchitecture Design
Section 4.1 describes two variations each of two device
architecture designs which are based on the components
covered in section 3. Both designs meet the NASA goals of
i0 megabit capacity, 1.5 megahertz data rate, 1.5 x 1.5
centimeter square die and 2 micron lithography minimum
feature size. One design, in addition, meets the remaihing
-- NASA device goal of 18 separate storage areas of which two
are redundant for fabrication yield purposes. The other
design is an 8 storage area device which was developed on
Sperry IR&D funding. The two variations of each design
-- comprise a high bonding pad count version and a lower bonding
pad count version. The high count versions assume independent
connections for each end of every conductor in the chip. This
would not be a likely method of constructing a device, however,
it makes the placement of the individual components and their
required connection easier to interpret in the black and white
plots of this report. The low pad count versions make some
-- attempt to reasonably connect conductors to common bonding
connections. Black and white plots of these versions are
easily interpreted in conjunction with the high pad count plots.
In the literature there has been concern over power dissipation
levels for current accessed bubble chip designs _5, 14 .
__ Therefore section 4.2 has been included to model power and
thermal results for the 18 storage area design. The overall
results are that both power dissipation and current densities
in the various conductors are within usable range. Two differ-
- ent operating modes were used in the modeling; a tape recorder
equivalent where data is read or written in sequential blocks,
and a worst case random block access mode where the next block
-- always requires a complete cycling of the storage loops.
Section 4.3 summarizes the significant aspects of all designs
and makes recommendations regarding tradeoffs demonstrated by
differences between them. Packaging and footprint expectations
are also discussed. Finally, a "what next" discussion covers
briefly the additional tasks needed to achieve a proof of con-
cept chip.
4.1 Physical Layout and Discussion
18 Storage Region Device-High Pad Count Version: Physical
-- Description.
Figure 4.1.1 shows an overall view of this design where the
general placement of the storage areas, I/O tracks, generators,
and detectors can be seen. In addition, the figure outlines
the regions displayed in Figures 4.1.2 through 4.1.8. Approxi-
mately 92% of the die area is used for bubble storage area.
-- After excluding two redundant regions, the effective storage
area comprises 82% of the die. The storage areas are made
up of loops where bubbles are propagated in slipping columns
__ in directions normal to the current flow directions.
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As shown in Figure 4.1.1, the device has a column of
generators and detectors in the middle of the chipand has
-- nine storage areas on either side of this column. Each
storage area has an I/O track on either side of it. On one
side is an I/O track which uses block replication to copy
data out for reading. On the other side of the storage
area, block swapping moves written data from the I/O track
into the storage areas.
Figure 4.1.2 shows a closer look at this storage area
environment. The I/O tracks on either side are shared with
the adjacent storage areas (except on the chip edges) with
the result that most detector and generator regions have
"_ four storage areas to support. Connection pads for wire
bonding are located on two peripheral edges and in the
detector/generator column. Connections to the propagation
-- conductors for the storage areas and the I/O tracks are
made at the" periphery of the chip. Connections for the
gates are made at both the periphery of the chip and in the
detector/generator regions. The generators/detectors
connections are made entirely in the central column of the
chip.
--- Separate operation of the I/O tracks and the storage areas
are intrinsic to the design. A ground return conductor is
shared by the two propagation conductors to cancel edge fields.
This allows use of the full width of the propagation conductors,
-- the placement of propagation elements such as the I/O tracks
and storage areas edge to edge, and the placement of all
connection pads at one end of the individual propagation
-- region.
Figure 4.1.3 shows a close up of the die edge of a storage
area. As a result of the ground return conductor, there
are normally three connections needed for each propagation
region (storage areas and I/O tracks). These are indicated
for the two I/O tracks which sandwich the storage area.
-- Next to the I/O track pads are the die-periphery connections
for the swap and replicate gate conductors. The remaining
five pads are connections for the storage area itself. Two
pads are used for each propagation layer to more quickly
obtain a uniform current density in the conductors. The
ground return conductor uses the remaining center pad.
-- Figure 4.1.4 shows the circuitry in a generator area.
Connections are provided for two generators, each of which
supports the two storage areas on its side. Moving outwards,
__ the next pads connect to what are at this stage generic
data coding conductors. The pattern shown in this figure
could generate the in-plane fields needed to switch the
bubble state in (i10) wall state date coding. Although both
-- (ii0) data coding conductors (one near each generator loop)
would be powered together, only one generator and I/O track
would be operating at a time. If independent (simultaneous)
__ operation of a storage area on each side of a generator region
was desired, an additional bonding pad could be added. For
single/double bubble data coding,two levels of generator current
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would be used and the additional data coding connections
would not be required. The remaining four pads provide
connections to the inner end of the four swap gate conductors
used for the surrounding storage areas.
Figure 4.1.5 shows a close up of the generators, I/O track
positions, data coding conductors, and the gate conductor
connections. As shown, the generators are simple hairpin
conductors with three connectio_being used to allow
separate control of the two generators.
Figure 4.1.6 shows the circuitry in a detector region.
Connections are similar to those in the generator regions.
In this design, non-stripping detectors are used as shown
with two detectors present in each detector region. This
allows one detector to be active at a given time and the
other to be used as a dummy for noise rejection. Moving
outwards, the next pads connec_ to what are at this stage
generic data decoding conductors or discriminators. For
the (ii0) wall state data coding, a conductor similar to
-- that used in data coding will be used for data decoding.
An in-plane field is generated which selectively collapses
the bubbles according to state. For the single/double bubble
coding, a normal field will be generated using a hairpin
-- loop to selectively collapse bubbles. In either cas_, a
discriminator is required befo_the detector and generic
connections are provided in this design.
Figure 4.1.7 shows the generator circuitry and Figure 4.1.8
shows the detector circuitry as modified for the positions
at the die edges (see Figure 4.1.1).
18 Storage Region Device-High Pad Count Version: Discussion.
--J As presented, this 18 storage area design has several weak-
nesses which will be discussed next. They include data block
size, non-uniform current densities at the connection ends
of the storage area propagation and ground return conductors,
and number, location, and density of the bonding pads.
Possibly least serious is the data block size which results
-- from using as much die area as possible for storage and having
a die of 1.5xi.5 cenimeter square. To obtain 640,000 bubbles
per storage area with each area having dimensions of 1618x
7150 microns gives 841 storage loops of 760 bubbles (639160
bubbles). With two bubbles being read or written to each
loop to fill or empty the I/O track, this gives a block size
of 1682 bubbles. To achieve a reasonable power of 2 block
size however is easy if the die aspect ratio is changed
slightly. If the die is changed from 1.5xi.5 centimeter to
1.38xl.62, the block size becomes 1536 bubbles or 3x512.
-- What data block size is best depends on the future applications
of this technology, however, this general approach combined
with the fact that the die doesn't have to present a roughly
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square aspect ratio for in-plane field coils allows for
flexibility in achieving a desired block size.
The non-uniform current density at the connection end of
the storage area's propagation and ground return conductors
is not easily eliminated without sacrificing some of the
area efficiency of the chip. By using a few hundred microns
of the storage areas length, slots for quickly and accu-
rately spreading out the current from the bonding connection
can be fabricated. A 300 micron wide region to fan out
the current reduces the storage areas from 92.5% ho 92.0%
of the chip. This space can also be used to make ground
connections with the thick return layer deposition as will
be shown in the lower pad count version.
The number of bonding pads and their location is a serious
problem in the design as presented in Figure 4.1.1 but can
be significantly improved without changing the basic design
as will be shown in the lower pad count version covered
next.
18 Storage Region Device-Lower Pad Count Version: Physical
Description
This device design takes the previous design and basically
makes the improvements needed in current uniformity in the
storage areas and in bonding-pad count, density, and
placement.
The bonding pad count for the first version of this design
is 272 with a package pin count of 236 assuming the double
pads for each storage areas propagation layers are connected
to one package pin. While packages are available to handle °_-
this number of connections, it is not desirable from cost,
bonding yield, and circuit board complexity points of view
to use them. An added complication is that 86 of these
272 pads are not at the edge of the die.
The pad count and package pin count can be reduced consi- _
derably by changing the design as shown in Figure 4.1.9.
Major reductions are obtained using a common or ground
connection for all of the inner gate conductor connections,
the central pad for the generators, the central pad for the ---
detectors, one end of the data coding/discrimination con-
ductors, the outer ends of the I/O track return conductors,
and the outer ends of the storage areas return conductors.
This results in a bonding pad count of 145 if 3 ground
pads are provided for left, center, and right ground con-
ductors. This gives a package pin count of 143 assuming the
ground pads go to a common pin. Multiplexing schemes such
as discussed in Section 2.2 can significantly further reduce
the package pin count.
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The next paragraphs will look at this 143 pad version
in more detail.
Figure 4.1.10 shows a close up of the detector region.
This can be compared to Figure 4.1.6. The main area of
the central column is the ground connection conductor.
The ends of the replicate gate conductors, one end of the
data discriminators, and one end of the detectors are all
connected to this ground conductor.
Figure 4.1.11 shows a close up of the generator region.
This can be compared to Figure 4.1.4. The ground con-
ductor occupies the main area of the central column again,
and similar to the detector region, all elements are
appropriately connected to it.
The overall result of the central column ground conductor
is to eliminate 55 of the 86 pads in the center column and _r_
their package pins.
The common connection approach at the edge of the die for
the ground return conductors of the storage areas and I/O
tracks is shown in Figure 4.1.12. The area taken from the
storage areas for the connection conductor is used in the
propagation conductors for obtaining a uniform current
density via slots (not shown).
18 Storage Region Device-Lower Pad Count Version: Discussion.
This design makes the general architectural layout of the
18 storage area device much more practical and does it
while meeting all of the NASA goals. The 143 pin package
count is solidly in the active area of large pin-out package
development [ 9 ] but still above the currently practical
124 pin level. At the pace packaging is developing for
VLSI circuits with projecte_ needs >300 pins, a 143 pin
package may b_ common place if still not desirable by the
time this self-structured approach is fully developed.
A difficulty with multiplexing to reduce the package pin
count for this design is that there are a lot of points on
opposite edges of the die which must be connected together
and no left over die real-estate to make these connections
with the conductor layers used. This means that a special
package, or complicated wire bonding, or another conductor
layer for patterning connections are required for a signi-
ficantly lower package pin count with this general chip
architecture.
8 Storage Region Device-High Pad Count Version: Physical
Description.
The two largest obstacles to a reasonable package pin count
and bonding pad count, density, and location, without
multiplexing, is the 16 active storage areas and the 2
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redundant storage area approach. Given the demonstrated
defect tolerance of the self-structured approach, it
seems reasonable to consider a device in which the design
assumes that good fabrication yields can be obtained with-
out the redundant areas. In addition, a device with fewer
storage areas is useful to consider for comparative
purposes. A sufficiently large enough number of storage
areas for power dissipation purposes and yet more practical
to build and drive _han 18 is an 8 storage region device.
Figure 4.1.13 shows an overview of a device with 8 storage
areas, none of which are redundant. As shown, with no
common ground or multiplexing approach, all bonding pads
are at the die periphery and have sufficient space for
convenient bonding (0.004" pads on 0.008" centers). The
pad count is 120 which is to be compared with the 272 pads
in the equivalently inefficient 18 storage region version.
Figure 4.1.14 Shows a close up look at the edges of the
device with the middle regions of the storage and I/O track
areas omitted. On the one edge of the die, the pads for
driving the storage area propagation conductors, generators
and detectors, data coding and discrimination conductors,
and swap and replicate gate conductors are located. Notice
also the tapered ends of the storage area which is used,
with slots in the conductors (not shown) to achieve a
uniform current density. At the opposite edge of the die
are the pads for the I/O track and the gate conductors.
8 Storage Region Device-Lower Pad Count Version: Physical
Description
Figure 4.1.15 shows the chip with a common grounding
approach taken. The totalpad count is reduced to 70
assuming a separate pad on the two 'ground' conductors.
The package pin count is reduced to 69 assuming a single
ground pin. If single/double bubble data coding is used in
which the data coding conductors are not needed, the pad
count is reduced to 65 and the pin count to 64. This is
getting into reasonable numbers, especially since no pin
multiplexing is used.
Figure 4.1.16 shows a close up look at the edges of the
device, again with the middle regions of the storage and
I/O track areas omitted. The ground conductor on the edge
with the generators and detectors is visible as a large
triangular region and rectangular sections which skirt
around the bonding pads along that edge of the chip and
also across the tapered end of the storage areas. The
ground conductor at the opposite edge of the chip basically
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fills the space between the ends of the storage areas
-- and the edge of the die. It jogs around the bonding
pads on this edge of the chip. On both edges, the
thick deposition used for the return conductors in the
storage and I/O track areas can be used for the ground
conductor to give minimum resistance connections.
8 Storage Region Device-Lower Pad Count Version: Discussion
This device's architecture (Figure 4.1.15) and general
connection approach appears to be the best structure
from a power consumption, bonding, pin count, and device
control overall compromise. By varying the aspect ratio
of the chip, read and write block sizes of from 2K - 4K
bits are possible. All bonding pad connections are at
the edge of the die with 0.004" pads on minimum 0.008"
centers. The ground connection conductors at both ends
of the chip can be formed from the thick conductor deposi-
tion used in the storage and I/O return conductor layer.
Finally, there is room in the detector regions to substitute
a stripping detector (and additional connection pads if
required) in place of the non-stripping detectors shown.
Overall, this design provides a viable goal for guiding
the ongoing Sperry funded effort which will continue after
this contract.
Access Times for the 8 and 18 Area Designs
Data access times are functions of design geometry and
data rates. The results given here reflect 1.5 MHz and
(and expected) 15. MHz data rates as typical of the (iii)
garnet and (ii0) garnet materials, respectively. The
average access time for the first bit out in a 3364 bit data
block with the 18 storage area design is 0.25 ms at 1.5 MHz
--- and 0.025 ms at 15 MHz. The 8 storage area design (with
1566 storage loops and 804 bubbles per loop) has an average
access time to 0.27 ms to begin readout of a 3132 bit data
block at a 1.5 MHz data rate. The 15. MHz data rate reduces
this average access time to 0.027 ms.
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4.2 Power and Thermal Requirements
This modeling assumes 18 storage areas of 831 loops of 752
bubbles in the device architecture shown in Figure 4.1.1.
4.2.1 Power dissipation as a Recorder (Read or Write Mode)
The first set of calculations in this section are for
power dissipation of the 10 Mbit chip operating in a
read or write recorder mode. In this mode data is
written or read in a sequential fashion with minimal
bubble motion and hence minimal power consumption at
the 1.5 MHz data rate.
One storage area and the adjacent I/O track will cycle
twice to move two bubbles from each storage loop into the
I/O track (or vice versa for writing). Then the storage
areas wait for 1662 cycles while the I/O track empties
(or fills). This process then repeats as necessary.
The duty cycle for the storage area is ds where
d = 2/1664 = 0.0012.s
The aluminum drive layer thicknesses will be assumed to
be 250 nm and 350 nm for the first and second layers
respectively. The electrical resistance for a conductor
layer is given by
pL
tw
where p = resistivity (2.5) x 10-8 ohm-m for aluminum)
L = length
t = thickness
and w = width of the conductor.
For the lower (or first) layer
(2.5 x 10-8 _-m) x (0.007150m)I
R1 = (0.25 x 10-6m) x (0.001618m)
= 0.442 fl
For the upper drive layer
250.nm! I
R2 = R 1 X 350.nm
= 0.316 fl
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IThe resistance R_and Rzmust now be corrected for the
presence of apertures in each sheet. A variety of approaches
can be used to make this correction either making approxi-
mations or doing an exact calculation. Two quick calcula-
tions are given below which bracket the exact answer after
which the largest correction is chose to provide a con-
servative result.
A first order general approach is to consider a sheet with
N apertures with length L and width W as shown in Figure
4.2.1. If the sheet is divided into 2N + 1 segments by
extended vertical lines along the edges of the apertures,
the total resistance is given by
_, PLi
R =
• tw.
l l
where Li is the (horizontal) length of each segment,
wi is the net (vertical) width of each segment,
t is the conductor thickness, and
p is the resistivity.
If there are N apertures (or vertical rows of apertures as
in the real device), each of length x, then
_ Wi
p I L - Nx Nx it w W - w1
- 1 + Wl
t w L L(I
W
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! !w
Geometry used for correction of resistance due to.the
presence of apertures.
Figure 4.2.1
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For the data storage areas of the i0 Mbit chip designed for
this report,
Wl/W = 1/2
N = 1662 (831 storage loops each having two sides)
x = 2 microns
L = 7150 microns.
Inserting these numbers into the formula above gives
pL
R =- (1.45)
tw
or a 45Z increase in resistance due to the presence of the
apertures.
A better correction would adjust for the fact that current
flow will not be uniform near the apertures. Rather than
doing this exact calculation it is noted that if the apertures
were long enough that they touched, the resistance increase
_ would be a factor of two since Wl/W = 1/2. Thus the real
correction factor must be between 1.45 and 2.0. For the
purposes of this report the factor of two increase in
resistance due to the presence of the apertures will be used
for both the storage areas and the I/O track (which have
the same nominal, aperture geometry). Thus R1 = 2R_ = 0.886_
and R2 = 2R2 = 0.632_.
Storage Loop
-- A 1.5 MHz propagation frequency ( data transfer rate) with
pulses having 33Z overlap at each end requires 250 ns pulses
with a duty cycle, dl, during accessl equal to 0.75 for each
__ conductor. Thus the average power dissipated in the recorder
mode will be, with conductors of W width in both layers:
-- (Prec) = ds x T x d_ [(J12 R1 + J22 R2) W2I-
__ Recall that ds is the fraction of time the storage area is
being accessed and J is the linear current density (usually
expressed in mA/_m). T is a unitless factor to account for
the power dissipation in a third level return conductor to
return the current to the chip edge.
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Note that a thin return sheet will tend to cancel the
edge effect normal fields of the Current sheet. This is
desirable to maintain a uniform bias field over the chip.
Another advantage is the elimination of midchip bonding
requirements for the drive layers. The disadvantages are
the factor of T increase in power dissipation and the
increase in the number of deposition layers. In the
numerical analysis to follow the following values Of T
will be used to show the effect of the power dissipated
in the return conductor:
T = 1.0 -- equivalent to no return conductor
T = 1.5 -- equivalent to a return conductor
with thickness equal to twice the
conductor drive layer. Thicker thick-
nesses would give 1.0 < T < 1.5.
A real device would probably use a T between these values.
If it is assumed that Jl = J2 = J and W = 1618 microns,
the average power dissipated by one storage area in the
recorder mode, <P >, is given bys,rec
<Ps,rec> = ds x T x dA x j2 x (1618_m)2 JR1 + R2]
= 3.6 x 103 TJ2 _watt
= 3.6 x 10-3 TJ2 watts
with J in units of mA/micron.
I/O Track
It is assumed for the I/O track power dissipation that:
i) the thicknesses of the conductor layers are the
same as for the storage area (250 nm and 350 nm),
2) the I/O track has a length of 7150 microns and is
20 microns wide (as per section 4.1), and
3) the track runs with a duty cycle of one.
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The resistance for the lower conductor is given by
(2.5 x 10"8_-m) (0.00715 m)
R3 = 2 x = 71.6_q
(250 x 10-9m) (20 x 10-6m)
• and for the upper drive conductor,
250nm
R4 = R 3 x = 51.1_350nm
where the leading factor of 2 comes from the aperture
correction discussed above. The average power dissipated
in the I/O track in the recorder mode is
-- <PI/o, rec> = T (0.75) j2 (20_m)2 (71.6_ + 51.1_)
= 3.7 x 104 TJ2 _w
= 0.037 TJ2 watts with J in mA/micron.
-- Swap Gate
The swap gate conductor is essentially a 4 micron wide by
8125 micron long conductor of 500 nm thickness. The
resistance is given by
-- (2.5 x 10-8_-m) (8125 x 10-6m)
RSG =
(500 x 10-9m) (4 x 10-6m)
= i01 ohms.
The power dissipation at i00_ duty cycle for the swap gates
for I = 20 mA
PSGII00_ = (i01_) (0.02A)2
= 0.04 watt.
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With a duty cycle d = 0.0012 (same as the storage area
above), the average power consumption is given by
<PSG > = (0.0012) (0.04w)
= 0.00005 watt
Replicate Gate
The block replicate gate conductor is a 2 micron wide by 35000
micron long conductor of 500 nm thickness. Its resistance will
be
(2.5 x 10-8_-m)(35000 x 10-6m)
RRG = (500 x 10-9m) (2 x 10-6m)
= 875 ohms.
The power dissipation at 100% operation of the replicate
gates is
PRGI100% = RRGI2 = (875.q)(20mA)2
= 0.35 watts
With a duty cycle of 0 5 d the average power consumption
is " s'
<PRG > = (0.5) (0.0012) (0.35w)
= 0.00021 watts.
Detectors
Power dissipation in the detectors will, of course, depend
on the type of detector in use. The non-strip-out detectors
which this report describes will dissipate less power than
strip-out detectors with their longer permalloy strips. It
is assumed that the sensing currents would be similar in the
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two types of detectors. As will be shown below the power
dissipation problem for detectors is not serious. This
report shall choose the strip-out detector as a worst
case example.
Assuming that only one detector (of the five on the chip)
is operating at any one time, the resistance for an 80
micron long by 2 micron wide by 35 nm thick permalloy
element is given by
-- (18 x 10-8_-m) (80 x 10-6m)
R =
(2 x 10-6m) (35.0 x 10-9m)
= 206 ohms.
For a 4mY detection signal, assuming a conservative 0.5%
magneto-resistive Ap, the necessary drive current is
signal level
IDET =
Ap x RDE T
0.004 v
0.005 x 206_
= 0.0039 A
Power dissipation in the detector is i
PDET = (IDET)2 RDET = 0.0031 w.
If a dummy detector is also used in a bridge detector
circuit this power will be doubled. It should be noted
here that tests with the aperture drive have shown that
-- a dummy detector on the chip may not be necessary for noise
cancellation as required in field accessed devices. For
the purposes of this report a detector power consumption of
0.0062 watt will be used.
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Discriminator
For "single-bubble/double bubble" data coding a
normal field needs to be applied while the bubble
attempts to strip out 4 . Discrimination is
achieved by the selective stripping out due to the
two types of bubbles. Specific circuits to do this
have not been developed and therefore are not
modeled here. The results of the (ii0) garnet
discriminator will be used in the subsequent power
dissipation studies.
For (ii0) garnets with orthorhombic anisotropy and
wall state coded data, an in-plane field component
of 25 G must be provided in an area on the order of
a storage cell for bubble discrimination. Assuming __
a conductor with dimensions of 4.5 microns wide,
8 microns long, and 500 nm thick the resistance
RDIS is given by
(2.5 x 10-8_-m) (8 x 10-6m)
RDIS = (4.5 x 10-6m) (500 x 10-9m)
= 0.i0_.
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Since the magnetic field along the surface of a current
sheet has a magnitude of 6.3 G per mA/micron, the required
current to give a 25 G field will be
-- (25 G) (4.5_m)
I = = 0.0179 A.
(6.3 G ImA/_m)
Power dissipation in this discriminator at 100% operation
is given by
= 12PDISIIO0% RDIS
= (0.0179A) 2 (0.I0_)
= 3.2 x 10-5 watt.
The average power dissipation is given by
<PDIs > = (i - ds) x 1/4 x PDISlI00%
m
where the 1/4 factor is the duty cycle within one propaga-
tion interval. Thus
-- <PDIs > = (i - 0.0012) (0.25) (3.2 x 10-5w)
= 8.0 x 10-6 watts.
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Generation
Details on generation (or data coding) will have to wait
for decisions to be made on data coding requirements.
For this report it will be assumed that conventional
generation with a hairpin conductor is used and data
coding is ignored. The hairpin conductor surrounds a
nominal 2 micron area. The resistance will be given by
(2.5 x 10-8_-m) (.1.3x 10-6m)
RG = (2 x 10-6m) (500 x 10-9m)
= 0.325 ohms.
The field required is nominally given by Hk - 4_M =
constant. Thus the current required for tde 6 micron
generators (in the work done under this contract) should
also apply for 2 micron bubbles. The present studies
required 120 mA. The continuous power dissipated will
be given by
PGII00_ = (0"12A)2 ( 0.325_)
= 0.0047 watts.
The average power assuming 200 ns pulses in the 666 ns
propagation period is given by
200
<PG > = (l - ds) PGII00_666
= 0.3 (i - 0.0012) 0.0047w
= 0.0014 watts.
4-34
__ Summary of Power Dissipation in the Recorder Mode
For the writing mode as a recorder the total power
dissipation can_be determined by adding up all of the
-- operating segments from above as required for inputting
data at 1.5 MHz.
Writing: storage area PS = 3.6 T j2 mW
I/O track PI/O = 37 T j2 mW
-- block _wap gate PSG = 0.05 mW
generator PG = 1.4 mW
The sum of these four terms is P = 40.6 T j2 + 1.5 mW.
This function is plotted in Figure 4.2.2 (for T values
of 1.0 and 1.5) as a function of the current density in
the conductor sheet.
The power requirements for the read mode are summarized
-- below:
Reading: storage area PS = 3.6 T j2 mW
I/O track PI/O = 37 T j2 mW
block replicate
-- Bate PRG = 0.21 mW
discriminator PDIS = .008 mW
detector PDET = 6.2 mW
-- The sum of these terms is given by 40.6 T j2 + 6.4 mW. This
result is, for all practical purposes, identical to the re-
sult for the write mode for J > 1 mA/ m. Figure 4.2.2 shows
__ the differences in power dissipation for the read or write
recorder mode for J < 1 mA/ m.
Linear current densities below 2 mA/_m are expected to be
-- sufficient to successfully propagate bubbles in a prototype
chip (values up to 1.5 mA/Bm have been used in the present
experimental studies). Using a return conductor twice as
thick as each of the drive conductors (i.e. T = 1.5) and
J = 2 mA/_m, the power dissipated is 0.25 watts. This means
that in the reGorder mode, (M) multiple areas could be
simultaneously'accessed (writing or reading data). Using a
-- conservative power dissipation of 2 watts per chip this would
allow M = 8 storage areas to be simultaneously run. Data rates
with the (iii) garnet would be 8 x 1.5 MHz or 12 MHz per chip.
__ The (ii0) garnet with its much higher mobility would have
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single chip data rates of 8 x (N20MHz) _ 160MHz. This
would be a very strong benefit for high data rate recording
and data handling. It is not unreasonable that up to 4 watts
could be dissipated per chip. This corresponds to M = 16
and even higher single chip data rates.
4.2.2 Power Dissipation Operating in a Typical Worst Case Block
Access Mode
This section repeats the analysis of the above section with
the duty cycle numbers appropriate for a worst case block
___ data access mode. In this case it is assumed that data
is being recalled from a storage area and that each time the
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twice the propagation conductor thickness.
Figure 4.2.2
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data block required to be read next is in the very worst
possible location. The storage area cycles 751 times
to place the desired data next to the I/O track. This
set of bubbles is swapped into the I/O track. Then the
I/O track and the storage area are cycled one step and
another set of bubbles are swapped into the I/O track to
complete the data block. Now the I/O track cycles
timesto read out the block of data. This entire process
then repeats for the next block of data. Even though
this is a very poor way to use a memory, it will provide
a worst case power dissipation case for this study. Data
calculated in the previous section will be used here with
the appropriate duty cycles inserted for the power cal-
culation for each seqment of the memory.
i
Storage Area
Two adjacent storage areas cycle 751 times, transfer two
o-- bubbles from each storage loop, and then wait for 1662 cycles.
Thus the duty cycle will be
752d =
s
752 + 1662
= 0.312
Using dl = 0.75 (as in the recorder model above) the storage
area average power dissipation is given by
-- <Ps> = ds x T x dl x j2 x (1618_m)2 [ R1 + R2 ]
= 0.93 T j2
with J in units of mA/micron.
I/O Track
The duty cycle for the I/O track is given by
1662
d = = 0.69
s,I/O 752 + 1662
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The average I/O track power dissipation is
>
<PI,o>./ = 0.69 <PI'o,/ rec
= 0.69 x T j2 x 0.037 watts
= 0.026 T j2 watts.
Swap Gates
The swap gates have a duty cycle given by
dSG =
752 + 1662
-4
= 8.3 x i0
The average swap gate power is therefore given by
<PsG> = (8.3 x 10-4) (0.04 w)
10-5= 3.3 x watts.
Replicate Gates
The replicate gates have a duty cycle given by d_ = 0.5 d
The average replicate power dissipation is given-_y SG
<PRG> = (0.5) (8.3 x 10-4) (0.35w)
= 1.5 x l0-4 watts.
Detectors
The detector duty cycle is the same as the I/O track. Hence
dDE T = 0.69. The average power dissipated will be
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<PDET > = 0.69 x 0.0062 w
= 0.0043 watts.
Discriminator
The discriminator duty cycle is 0.25 times the I/O track
duty cycle. Thus
dDis = 0.25 x 0.688
= 0.17
--- For the (ii0) garnet wall state coding scheme,
<PDIs > = (0.17) (3.2 x 10-5 w)
= 5.4 x 10-6 watts.
As indicated earlier there does not exist a "double bubble/
single bubble" discriminator to model. Hence the (ii0)
garnet discriminator is used here.
-- Generation
Assuming 200 ns pulses with the 666 ns propagation period,
--- the average power dissipation in the generator is given
by
200
-- <PG> = (0.69) (0.0047 w)666
= 9.7 x 10-4 watts.
p
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Sun_aryFor The WOr_st Case Model
When writing or reading in this model the individual power con-
tributions are:
Storage area -- PS = 0.93 T j2 w
I/O track -- PI/O = 0.026 T j2 w
Block swap gate -- PSG = 3.3 x 10-5 w
Generator -- PG = 9.7 x 10-4 w ---
Replicate Gate -- PRG = 1.5 x i0-4 w
Detectors -- PDET = 4.3 x 10-3 w.
As a result, <Pwrite > = 0.96 T j2 w + 1.0 x 10-3 w and
<Pread > = 0.96 T j2 w + 4.5 x 10-3 w. --
The first term of each of these two equations dominates the
constant term for useful values of J. Hence the read and
write power dissipation levels are shown as identical lines
in Figure 4.2.2.
It should be noted here that the power calculations above
have ignored power which would be lost in the bonding leads,
bonding pads and control conductor lead ins. In addition,
if an AI-Cu alloy is used for elements with an electro-
migration danger (the generators), the higher resistivity
of AI-Cu as compared to A1 will increase power dissipation
in those elements. On the other hand, one could use gold --
conductors and reduce the power dissipation as well.
4.2.3 Thermal Effects
This section calculates some of the thermal effects (e.g.
temperature rise, thermal conductance) for the I0 Mbit chip
design with the power dissipation conditions calculated
in the previous section. For this portion of the report
it will be assumed that heat generated in the drive and
control conductors is in direct thermal contact with the v
top surface of the garnet. Thus it will be the ability of
the garnet to conduct and absorb heat which will be evaluated
(in an attempt) to show that thermal effects would be
reasonable. For the garnet modeling, the following con-
stants will be used:
watt
Thermal conductivity, K = 0.08 cm_O C
J
Specific heat, c = 418
mole-deg
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Case 1 - One storage area in recorder mode
One storage area is made up of 831 storage loops with 752
bubbles each. The average power dissipation for one storage
area, as calculated in the previous section, is given by
<P > = 3.6 x 10-3 T j2 watts.
s, rec
-_ If we choose T =.1.5 and J = 1.5 mA/micron, then
-3 2
Pone section = 3.6 x i0 x 1.5 x (1.5)
= 1.22 x 10-2 watts
__ At a 1.5 MHz data rate it takes 0.83 s to fill one
storage area. Thus the power dissipated in one storage area
during filling is given by
Q = 1.22 x 10-2 w x 0.83 s
= 0.010j
If all of this energy goes into the garnet directly below
the storage area, the resulting temperature increase can be
calculated as follows:
I
Volume of garnet, VG = 0.715 cm x 0.1618 cm x 0.05 cm
= 5.8 x 10-3 cm3
mass of garnet, mG = density x VG
_=.... gm 10- 3 3= 7 x 5.8 x cm3
cm
= 4.1 x 10-2 gm
4-41
Q
AT =
mc
o.OlO j
j 1 mole
18 4.1 x 10 -2 gm _ __
mole-deg gm j
= 0.43 °C
This temperature rise is negligible.
The assumption that the electrical insulating layers will -
conduct the heat to the garnet can be checked by cal-
culating the temperature difference across a layer for
the power given above. Several insulating materials are u
listed below with their thermal conductivities:
cal _ --
Material Thermal conductivity, K !
\cm -sec - °C /
k /
r Iborosilicate glass [i_ 0.003 _
SiO 2 0.005
polyimide 0.0004
For a worst case calculation, a 0.5 micron layer of polyimide
is used in the following calculation.
w
PL
AT =
KA
where P = power _
L = thickness, and
A = area of layer.
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1.22 X 10-2watts x 0.5 x 10-4 cm _ 1 cal 1
L 4.184 j JAT =
-- .0004 x 0.1618 cm x 0.715 cm
cm - sec - °C
= 3.2 x 10-3 °C
This result is very acceptable, even with multiple layers.
Case 2 One storage area usinq the worst case access model
The power dissipated by one of the 18 storage areas for the
worst case access mode (see section 4.2.2) is given by
<P > = 0.93 T j2.
s
Choosing T = 1.5 and the lineal current density, J = 1.5
mA/micron, the power dissipated is 3.1 watts. Because of the
higher power level and the fact that this data access approach
would not be used for a data recording mode, but rather would
be more typical of accessing unrelated blocks of data, a
steady state thermal conduction calculation is used to assess
thermal effects. The propagation conductors dissipate heat
-- at the top surface and it is assumed that a thermal conductor
(part of the package) is in thermal contact with the bottom
of the garnet substrate. A one dimensional model can be used
to calculate the temperature difference, AT, between the top
and bottom surface of the garnet while 3.1 watts of power is
conducted through the garnet. Calculating this temperature
difference we get,
PL
__ AT =
KA
_- (3.1 watt) (0..05cm)
_ .oao--- |(0.1618(0.715cm)
= 17.0 °C
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; This result may be acceptable. It is assumed that the package
will dissipate heat adequately to prevent serious tempera-
ture rise if a storage area is used continuously.
Case 3 I/O track running continuously
A two dimensional heat flow model as shown in the sketch
below is used to evaluatethe effects of I/O track power
dissipation. _ I/O Track
L
The radius of the upper cylinder is equal to one-half of the
I/O track width (i0 microns). The radius (r2 = 0.05 cm) of
the larger cylinder is equal to the total garnet thickness
(magnetic epi layer plus substrate). A temperature difference, •
AT = T2 - T1 exists between rI and r2. The cylinder length,
L = 0.715 cm, is the I/O trace length and the 0.125 watts of --
power are dissipated by the I/O track.
The equation for heat conduction for this geometry is
dQ 1 AT x 2_K L
dt 2 .r 2in
where the leading 1/2 comes from the use of 1/2 of a
cylinder.
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-- Solving for AT gives
2 P in _r]--g---I
t-l.l
AT =
2 KT,
10 x 10 -4 cm
E0 .jwatt2_ .08 cm °C 0.715 cm
= 2.72 °C
This result would indicate that the I/O track heat should
satisfactorily be conducted away from the I/O track area.
A calculation of the heat flow rate through an insulating
layer under the I/O track also shows reasonable behavior as
shown below. Using the same material, thickness, etc. as
for the storage area we see that:
PL
AT = --
KA
i
1 cal i
•(0.125 w) (0.5 x 10-4 cm) J
"-- 4.18 j J
AT =
[o !
.0004 cm - sec - °C (0.715 cm) (20 x 10-4cmJ"
--- = 2.61 OC
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Case 4 Generato:rs
The last thermal calculation is for heat
dissipated at the generators to be conducted away. The
model to be used here will be radial three dimensional
heat flow in one-half of a sphere. The equation for thermal
conduction for 1/2 of a sphere is
dQ AT x 4_K r2 r1
dt r2 - rI --
Choosing rI = 5 microns (this is the weakest part of this
model), r2 = 0.05 cm, K = 0.08 w/cm - °C for garnet, and
PG = 0.00097 watts, T can be calculated. This value of PG
is for the recorder mode which is the largest generator power
level of the models shown.
P (r2 - rI)
AT =
4_K r2 r1
(9.7 x 10-4w) .05 cm) - (5 x i0-4 cm)]3
4z (0.08 w/cm - °C) (0.05 cm) (5 x i0-4 cm)
= 1.91 °C
This result appears to indicate that even the generator will
not create excessive temperatures.
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4.3 Discussion of Device Designs and Packaging
This section will briefly discuss the implications of
the designs presented, the power/thermal modeling, and
some benefits of the self-structured, current access
approach from a chip or board point of view.
The two device designs, Figure 4.1.9 and Figure 4.1.15
_s indicate possible goal or target devices for the evaluation
or further development of this technology.
The Figure 4.1.15 device in particular appears to take
good advantage of the benefits of the self-structured
approach. The ability to asynchronously run storage
areas and I/O tracks independently from each other
--- and one another provides considerable flexibility in how
the device is controlled. For example, data can be
pre-queued in one storage area while being read out from
- another. A similar approach can be used for writing data.
Overall, this can reduce the effective access time or
wait time to zero for reading data from or writing data to
specific areas in storage. Alternately, by using the
multiple detectors and I/O read tracks to cache regularly
used data, a small, reasonably flexible, high speed secon-
dary cache storage memory can be implemented.
The Figure 4.1.15 device also takes maximum advantage
of the defect tolerant aspects of the self-structuring
--- by having no redundant loops or areas while still poten-
tially having good fabrication yield. This provides far
better utilization of die area and effectively increases
the data rates compared to a device which has redundant
loops which result in some percentage of useless data
being moved in and out on the I/O tracks.
-- An important benefit of the self-structuring is the
increase in density obtained for a given bubble size and
material 4_M and also for a given maximum current density
in control conductors. The current densities which can
be tolerated in borderline components such as generators
and replicate gates define a maximum 4_M and thus a
minimum bubble size which can be accommodated. Third
-- dimension or vertical scaling of conductor thicknesses
also define a minimum bubble size in a practical device.
The same limitations on bubble size hold for self-
structured devices as well, however, for a given bubble
size, the self-structured device has a factor of four or
more greater data density and device capacity. In
practice, the minimum convenient bubble size is in the
range of 1.5 - 2.0 microns. This means that the self-
structured device can achieve a significant increase in
data density in a current access device and do it with
-- optical lithography.
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A big advantage of the current aperture-accessed
bubble memory is the architectural flexibility which _
is available. No X or Y drive coils are necessary (as
required in field-accessed devices). Thus the size or
shape of the chip can be varied as desired. It may be M
appropriate to use non-square chip shapes to maximize
the memory density on available board space and/or to
keep costs down. The elimination of the need for X or Y
drive coils will also simplify device construction and
reduce costs.
One area of concern for bubble devices in general has
been whether they could meet wider temperature range
specifications than have been available in currently
available bubble devices. While this contract has not
been involved in wider temperature range efforts, it
should be noted that recent work has developed a wide
temperature technology for use with conventional, field-
accessed bubble devices [i0_. These developments
primarily involve the tailoring of magnetic garnet material
and the thermal properties of the bias magnets. Those
efforts should be directly applicable to _he current
aperture-accessed devices described here.
Packaging
Detailed work on device packaging was not included in
the tasks for this project. However, some of the analysis
that was done (e.g. chip size and power dissipation)
required a look at packaging to be sure that potential
chip layouts could be accommodated in realistic packages.
Power dissipation calculations for the i0 Mbit prototype
(Section 4.2) indicate that power levels well under one watt
would be required for the recorder mode and levels under
four watts would be dissipated in the worst case access
mode (refer to Figure 4.2.2). Conventional permalloy, field-
accessed (i to 4 Mbit) bubble devices dissipate over
5 watts in their active mode in a nominal one and one-half
inch squared package [ii]. Thus the power dissipation
design requirements for the i0 Mbit self-structured chip
will be within the abilities of current packaging technology.
There exists at the present time sufficient packaging
technology to handle current aperture-access devices
as described in this report. Further work in packaging
should be carried on in parallel with continued develop-
ment of the self-structrued, current aperture-access
bubble memory.
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5.0 Summary
The goal of this research project has been to evaluate
the dual conductor, current access, self-structured,
bubble memory concept as a potential memory device.
This effort has included; (i) experimental design,
fabrication and testing of test circuits, (2) theoret-
ical studies of various device geometries, and (3)
comparison studies of non-volatile memory devices and
systems. N0-fundamental technical reasons for not
___ continuing this technology development have been found.
There are yet a number of fundamental tasks to be
achieved before a prototype device can be built. The
primary task ahead is to integrate data coding into
the propagation and gating schemes developed under this
contract.
As a result of this study it is the conclusion of the
authors that self-structured magnetic bubble memory is
a viable technology. The primary advantages remain those
which were outlined in the initial proposal and earlier
reports_
i. Increased device data density by a factor of four
over non-self-structured bubble memories.
2. Defect tolerance -- This has been demonstrated
-- in this study.
3. Higher data rates -- The current access
propagation method, not limited by field
coils, can move bubbles fast enough to
achieve 1.5 MHz data rates in (Iii) garnets.
Orthorhombic garnets offer considerably
higher data rates.
The current plan of the Sperry Advanced Materials and
L Devices Corporate Technology Center is to continue this
work using Corporate research and development monies.
This effort is currently working toward the following
goals;
i. To integrate data coding into the device structures.
-- 2. To build a simplified, or partially populated,
device, and
°__ 3. To work toward the eight storage area device
shown in Figure 4.1.13.
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Appendix A - Fabricating Circuitry Over Ion-Machined Garnet
Barrier Steps
A.I Introduction:
This appendix covers the approaches and techniques used in
fabricating apertured conductor circuitry over ion-machined
-- barrier steps in garnet films. The discussion is broken
into three topics: polyimide planarizing (Figure 3.5.4a),
elimination of milling redeposition knife edges (Figure
3.5.4a and b), and profiled barrier steps (Figure 3.5.4c).
The difficulty addressed with each approach is fabricating
electrically continuous thin film layers over ion-machined
- vertical steps in the garnet. These steps must be abrupt
from the horizontal perspective of a bubble diameter.
_ A.2 Polyimide Planarizing
The polyimide (PI) approach uses ion-machined barriers with
90° steps which are covered with spun-on PI to give a planar
surface for subsequent processing. Various polyimides _
were used in the fabrication of smoothing/insulating layers
for some of the test bubble devices. An organosilane
__ adhesion promoter [17J was prepared as follows:
Mix
g5. ml methanol
5. ml water
0.5 ml adhesion promoter
_ Let stand 12 hours
Filter (0.2 _m) at point of use.
The adhesion promoter solution was applied to the substrate
in the same manner as when coating with photoresist. After
this the spinning surface was sprayed with methanol. The
_ polyimide was then applied to the substrate directly from a
squeeze bottle - being spun on at 8000 RPM (without dilution).
This gave a coating thickness of 800 nm. The coated substrates
were placed on a preheated hot plate 120-135°C for one-half
- hour. If vias were required the PI was coated with positive
photoresist (PR). The vias in the PI were then etched with
A-I
an alkaline developer [18]. The PR was removed with
acetone and the substrate was returned to the hot plate. ---
The temperature was then increased from 135°C to 370°C
at a temperature of %6°/min. Next, the substrate was
transferred to a vacuum oven and held at a maximum temper-
ature of 400-405°C for i0 min. Once removed from the
vacuum oven, the substrate was stored in a desiccator if
not loaded directly into a vacuum system. This was done
in order to avoid water absorption.
Water absorption has been identified as a potential
problem in PI processing. Initially the AI-Cu conductor
was deposited directly over the PI. In subsequent h'igh
temperature processing steps, e.g., NiFe deposition and
the curing or imidization of succeeding PI layers, the
conductor "blistered." The blisters never appeared in
apertured areas or narrow conductors but did in pad areas
and where the conductors were wide or fanned out to pads
over PI. This suggested that the PI was degassing and that
outgassing could occur into covered areas without affecting
the adhesion of apertured or narrow conductors.
To reduce water absorption (in addition to storing in a
desiccator between process steps) and outgassing in subse-
quent processing steps, the PI was coated with 2000 _ of
sputtered glass [14] prior to deposition of the first con- __
ductor layer. Also, the use of PI as a conformal coating
was limited to the garnet (barriers). Sputtered glass also
served as the dielectric between conductors.
Bonding was unsuccessful when the conductor pad had been
deposited and etched on top of only a few thousand angstroms
of glass coating over the PI. Attempts to bond resulted in
perforation of the pad and the glass. However, bonding was
successful when the pad was directly on garnet or directly
on glass over garnet. Also, bonding was successful when a
thick dielectric layer (e.g., 1.0 _m glass) was interposed
between the PI and the bonding pad.
Vias are easily etched in partially cured PI which permits
deposition and definition of the bonding pad directly on the
garnet, thereby eliminating any deleterious effect the PI
might have had On the bonding process.
A complete process outline for PI planarized bubble device
fabrication is:
Barrier - Separation Layer
i. Barrier photolithography
2. Ion-Mill ---
3. Polyimide conformal coating 800.0 nm
4. Sputter glass 200.0 nm
A-2
ist Drive Conductor
5. Deposit AI(Cu)/Cr 350/35 nm
6. Conductor photolithography
7. Ion-Mill
Dielectric and Vias
8. Sputter glass 1000 nm
- 9. Via photolithography
i0. Etch vias, etch Cr
-- 2nd Drive Conductor
ii. Sputter A1 400 nm
12. Vapor deposit Cr 35 nm
-° 13. "Conductor photolithography
14. Ion-Mill
-- Dielectric
15. Sputter glass 1000 nm
Detector
16. Vapor deposit NiFe 35 nm
_- 17. Detector photolithography
18. Ion-Mill
Control Conductor
19. Sputter A1 450 nm
20. Conductor photolithography
-- 21. Ion-Mill almost-to completion
22. Finish with wet chem etch
Vias
23. Via photolithography to ist & 2nd drive eonductors
24. Etch vias, etch Cr
Test Packaging
25. Dice
A 26. Mount on board
27. Bond
_ A.3 Redeposition Elimination
An initial difficulty encountered when ion-machining barrier
steps in the garnet films was redeposition of the garnet
material on the edge of the surrounding (defining) photo-
resist. This resulted in garnet vertical knife edges after
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removal of the photoresist. Figure A.I shows a cross-
section of a completed propagation loop with mesa barriers.
The cross-section thickness profile was measured using a
profilometer with a 12.5_m diameter stylus. The path of
the measurement is indicated in Figure A.2. What is sig-
nificant is the 200 nm redeposition peaks (2 + 8 in
Figure A.I) which are present after milling 200 nm into
the garnet to form the barrier steps and depositing 300 nm
SiO, 350 nm AI-Cu, 400 nm glass, and 450 nm of AI-Cu.
This circuit didn't function properly as the AI-Cu conduc-
tors were not cantinuous across the knife edges.
The redeposition problem was resolved by substituting a
lower viscosity resit in place of the previously used
photoresist [19]. The lower viscosity photoresists have
a lower percentage of solids resulting in a thinner resist
coating, (typically 0.5_m. The thicker resist coating
(l.5_m) in this instance served no useful purpose but did
enhance redeposition. Garnets were milled in an ion etcher
with the ion beam normal to the substrate surface, so as
to obtain steep, well-defined walls and, therefore, sharp
energy wells for bubble control.
Figure A.3 shows a profile of a recess loop without the
redeposition. The clean milling edges obtained helped
improve conductor crossing continuity. Elimination of the ....
redeposition, however, didn't completely eliminate the con-
ductor continuity problems. The no-redeposition approach
was also used for PI planarizing devices covered in
Section A.2.
A.4 Profiled Barrier Steps
Resist profiling was explored as another possible solution
to the redeposition problem and also as a means for obtain-
ing sloped barrier steps for better conductor continuity.
In this approach, after developing the barrier patterns in
the photoresist on the garnet, the sample is given a post
development bake. During this bake, in the 90°C - 120°C
range, surface tension of the photoresist rounds the edges
exposed in the developed pattern.
This rounding, or profiling, of the photoresist has three
major effects on the ion-milled barriers. First, redeposi-
tion is eliminated since a vertical wall of photoresist is
no longer present to capture material, and if any material
is redeposited onto the profiled photoresist, it is exposed
to the ion beam. Second, the taper of the profiled photo-
resist may be replicated in the milled pattern. Third, as a
result of this replication, the milled pattern does not exactly
match the mask dimensions. For example, in a recess barrier
A-4
Thickness profile of a Chip II mesa showing redeposition
._ knife edges.
Figure A.I
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loop, the barrier edge is effectively moved outwards
resulting in its being mispositioned if the effect is not
"anticipated in the mask design.
This resist or profiling approach was successful at eliminating
redeposition. Again, measurements confirming this were made
with a profilometer. Using the thinner photoresist coating
as described in Section A.3, however, is more convenient if
the redeposition problem is the only concern (such as when
PI overcoating) and if the barrier step is small enough
(<0.4_). For larger barrier steps, a thicker photoresist
coating is necessary to maintain coverage during the longer
ion-machining interval. In this case, profiling the resist
to eliminate redeposition is the preferred approach. A number
of samples were fabricated with 1.0_M barrier steps using
photoresist at 1.2_m thickness with a 1/2 hour profile bake
at 90°C. This resulted in clean, vertical barrier steps.
Resist profiling at higher temperatures gave more tapered
photoresist edges which were replicated into the garnet during
ion-machining. Both mechanical profiling and SEM photo
approaches were tried for characterizing the garnet profiling.
The profilometer approach was unsuccessful due to the large
stylus (12.5_m diameter) available. Obtaining the smaller
sized stylus available (0.5 - 1.0_m would make this a good
approach. The SEM photos provided some qualitative character-
ization but were not used extensively. The best qualitative
approach was to use relatively large barrier steps (0.4 -
0.5_m and observe the broadening of the barrier edge in an
optical microscope. In this way, it could be observed that
some tapering had been obtained in the garnet although
quantitative slope or profile-shape data was not obtained.
Completed test circuits of chip II which were built with these
barriers worked well electrically with barrier step heights
of 200 nm. The barrier performance however was marginal.
Larger barriers step heights gave better barrier behavior but
poorer conductor performance. Overall, this approach has
promise but requires quantitative barrier profile character-
ization with a profilometer with a small diameter stylus.
A.5 Summary
For final test sample fabrication, the approach used was to
eliminate ion-machining redeposition with either thin resist
for shallow barrier or thicker resist with low temperature
profiling for larger barrier steps. In both cases, vertical
garnet steps were desired. They were covered with a
planarizing coating of polyimide and glass.
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PREFACE
Thisreportis an overviewof memorytechnologiesat the devicelevel. It presentsvarious
typesof memodesas wellas technologies.Althougheveryefforthasbeenmadeto make
thisreport as accurateand currantas possible,It 18in no wayclaimedto be complete.
It is intendedas a general reference.
As an introduction,varioustypesof past, present,and futuresemiconductor,magnetic,
and optical memoriesare brieflydescribedand compsredat the device level. Then,
requirementsandselectionof suItablememodes for militaryandspaceapplicationsare
presented. Finally,fivememoriesarediscussedwithregardto operatingpflnclple,speed,
density, data retention, endurance, power, cost, temperature, radiation resistance,
advantages,disadvantages,and applications:complementarymetal-oxide-semiconductor
(CMOS)withbattery,floatinggate electricallyerasableprogrammableread-onlymemory
(EEPROM),metai-nitride-oxide-serniconductor(MNOS),magneticbubble,and magnetic
croas-tle.
In additionto thebenefitsdedvedfromthe listedreferences,thematerialspresentedhave
beengreatlyInfluencedbytheTwenty--eighthAnnualInternationalMagneticsConfereflce
held In Philadelphia,Pennsytvanla,ApHI1983;the SIxthIEEENonvolatileSemiconductor
Memory Workshopheld in Vail, ColoradoAugust1983; and the LargeScale Memodas
Symposium held In Willow Grove, Pennsylvania, September 1983. Thanks and
appreciationare also due to many peoplebothwithinand outsideSperryCorporation
for theirsupport and contributions.
This work was partiallysupportedby NASA undercontract NAS1-16911.
Eagan, Minnesota David S. Lo
April 1984
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SECTION 1
INTRODUCTION
In the past 30 years, memory technology has made enormous advances and is continuing its advancementat
a fast pace. Varioustypes of memorieshavebeen developedand many new ones are in the research and
developmentstage. The list In Table 1 is the best evidence.
TABLE 1. MEMORIES IN PAST, PRESENTAND FUTURE
MEMORY WITH MOVING PARTS
MagneticDrum
MagneticTape (OpticalTape)
Magnetic Disk(Fixed or MovingHead, Rigidor Roppy Disk,Vertical Recording)
OpticalDisk IRead Only, Read and Write, Sb/lusor LaserHead, Jukebox!
MEMORY WITH NO MOVING PARTS,SOLID STATE
SEMICONDUCTOR MAGNETIC
Volatile Core
DynamicRandomAccessMemory Rim (Singleor Mated, Domain)(DRAM) Wire
Static Random AccessMemory Bubble(Conventional,Reid or Current
(SRAM) Access,Self-structured,
PseudoSRAM VerticalBlochUne)
Cross Tie
Nonvolatile OTHER8
Read Only Memory (ROM) ElectronBeam Addressable
ProgrammableRead Only Memory Magnetic DomainTip Propagation(PROM) Ferroelectric
ErasableProgrammableRead OnlyMemory Sonic Rim
(EPROM) WovenRated-Wire
ElectricallyErasable Programmable Optical (ReadOnly, Read and Write,
Read Only Memory (EEPROM) Holographic,Bit Recording)
NonvolatileRandom Access Charge-CoupledDevices(CCD)
Memory (NVRAM) GalliumArsenide(GaAs)
CombinationRead-only and JossphsonJunctions(Super Conductor)
Bectricaily ErasableProgrammable Ovonic(Ovshineky)
Read-only Memory (CREEM)
Metai-Nitdde-Oxide-Semiconductor (MNOS), ,
Silicon-Nitdde-Oxide-Slllcon (SNOS)
ComplementaryMetal-Oxide-Semiconductor
ICMOS) with Battery
B 1--1
Memory iS a multi-disciplinary technology spanning magnetics, optics, and semiconductors. Memory
manufacturingInvolveschemistry,ceramic,metallurgy,optic,vacuum,laser,crystallography,electronic,and thin
filmtechnologies.Eachtype of memoryIs basedon a differentoperatingprincipleand hasitsown merits. For
example, optical erasable memory uses the magneto-optical effect and is randomlyaccessiblewhile the
charge-coupleddeviceusescharge packetsto representdata and is basicallya sedal accessshift register. It
is difficultto make a dgorouscomparisonon the same basis. To illustrateseveralselectedtypes of memories
from a user's point of view, a cost per bit versusaccesstime diagram is shownin Rgure 1. The cost per bit
Increasesfor fasteraccesstime. However,the readoutdata rates for thesememoriesall center around 1 MHz.
This demonstratesthe difficulty in comparingmemorytechnologies.The otherfeaturesof each memorycould
besimilaror drasticallydifferent. Inadditionto cost,accesstime, and data rate, the capacity,meantime between
failures,errorrate,operatingtemperaturerange,radiationtolerance,powerconsumption,data retention,durability,
cycletime,write time, erase time, and data organizationformat shouldalsobe considered. A singlememory
that is costeffectiveand suitablefor all applicationsprobablywillneverbe found. Selectionof memorydepends
mainlyon the specificapplicationsand Is a processof matchingand compromisingcharacteristics.
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SECTION 2
DESCRIPTION
2.1 MEMORYWITH MOVING PARTS
In spiteof the maintenanceand catastrophiomechanicalfailureproblemsassociatedwithdeviceshavingmoving
parts,drum,tape, and disk memodesare stillwidelyusedfor their largecapacity,moderatedata rate, and low
cost. Recentdevelopmentsinverticalmagneticrecordingand opticaldiskfurtherstrengthentheir compatltive
positionsin memorytechnology.
2.1.1 Magnetic Drum
Thebesdngandthe Installationof thedrum areusuallyruggedizedto sustainshockandvibrationfor highreliability,
longlifetime(over 100,000hours),and lowerror rate (10-13). Drums can besealedto reducehead crashesend
keepout dust to minimizeabrasionand errors. It is difficultto removeand store the drum. Becauseof the
cyUndriceisymmetryof the drum,the linearsurfacevelocityof allthedatatracksarethesame. Thedrumproduces
uniformair currentsundertheflyingheads,makinghead designeasier. Thedata accesstime can be shortened
byIncreasingthedrumrotatingspeed(e.g.24,000 rpm)and usingmultipleheads. Thedrummemoryis nonvolatile
and radiationresistant. Drumsoffer accesstimes as lowas 8 milliseconds,capacitiesof 59 millionbits, and
..-
bit transfer rate of 2 megahertzper secondfor eachread-write amplifier. Drums havebeen usedfor program
storageend multipurposemilitaryprogramssuchas AirborneWarningand ControlSystem,B-l, P-3C, S-3A,
BQQ-5, and BQQ-6.
2.1.2 Magneti©TaPe
The increasein computercapacity and throughputcreated a need for stodngand processinglarge quantities
_ofhighspeeddata. A magnetictape systemis a goodcandidateto fulfillthisneed. Forexample,it can beused
to storea largequantityof digitizedImagingandgraphicaldata from a high-speedsourcefor later processing.
--- Modem tape systemshavea very highdata transferrate (up to 1 gigabitper second),a very densestorage(up
to 100kilobitsper Inchper trackor 30 megabitsper squareInch),and a very largecapacity(up to 1012 bits per
reel). Thetape systemisa mature,lowcost,lowrisktechnologyand canbe easilyadapted to new Improvements
_ in tapesand heads. However,the tape systemsare serial accessed. The data accesstime can be as longas
severalhundredsof secondsdependingon the reel lengthand tape speed. This mode of operationleads to
InflexibilityincomputerInterfaceand lowperformance.Inaddition,thetapesarefragile,havea limitedtemperature
range, and require specialattention for handlingand stodng. Electro-mechanical parts requirescheduled
-- maintenance.Thesedifficultiesresultin a lowrellabUity:an error rate of lx10-1° nowand lx10 -12 in the near
future. Trendsof developmentarecartridgeloadingsuchas the newlyunveiledIBM 3480 tapedriveand Increase
of recordingdensityto 500 tracks per Inch and 150 kilobitsper Inch.
Magnetictape recordingIs nonvolatile,can be usedfor archivalstorage of historicaldata, a backupfor other
types of large capacity memodas,and a meansfor transportingdata betweensystems.
-- Optical tape systemshave bean demonstrated but are not as popularas the magnetictape systems.
2.1.3 Magnetic Di=k
Magneticrecordingis a maturetechnology. Magneticdisk memorieshave been the mainstayof data storage
for many years. Thestored data are nonvolatileand can be writtenand readan unlimitednumber of times. For
the past25 yearsthekeyperformanceparametersof the magneticdiskhavesteadily improved,about3.5 orders
--- of magnitudein arealdensity,twoordersof magnitudein accesstime,and 2.5 ordersof magnitudeindata rate.
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ThecurrentIBM3380 diskachievesa densityof 1.2x 107bitsper squareinch,anaccesstime of 16 milliseconds,
and a data rate of 3 megabytesper second. Futureimprovementsare anticipatedbut the densityis not expected
to exceed 108bits per square inch.
Recentresearchfocusedonverticalrecordingbecauseof itshighdensitydueto the reducedself--demagnetization.
A densityof 108to 10g bits per square inch is achievable. A flexibledisk driveusingverticalrecordingbased
on a cobalt-chromiumrecordingmediumis beingdevelopedbyToshiba. They plan to producea 3 1/2-inch
diskwith 3 megabytesper sidein 2 years.
2,1.4 Optical DEsk
About20 companiesin the United States,Japan, the Netherlands,and Franceare activelyengagedin optical
disk development. Recent researchmakesit feasibleto store nonerasabledata of 10 gigabitsper side for a
12-inch diameterdisk, a correctederror rate of 1 bit in 10s to 1012 bits, a read and write rate of 5 megabits
per secondper singlechannel,a randomaccesstime of 100 to 500 milliseconds,and an archivallifeof 10 years.
The characteristicscompare favorablyto magneticdisksin capacity(bit-packingdensity)and archivaltime. In
addition,the opticaldiskcostslessand does nothavemanyof themechanicaland storageproblemsof magnetic
media. A 10-gigabit opticaldisk is now sellingat about $250. This may reduceto $100 when the market is ---
fullyrealized. Thecost of a drivesystemis projectedto be $10,000. The nonerasableopticaldiskcan replace
thewrite-once,unlimited-readmarket (presentlyoccupiedbythe magneticdiskand tape) in the next fewyears.
The nonerasabledisks have various sizes(3- to 14-inch diameters),structures(air sandwichor in-contact
overcoat),substrates(aluminum,plastic,orglass),and singleor multi-layerproprietaryrecordingmaterials.Two
recordingtechniquesare generallyused: onecreatinga smallhole,the otherchangingthe crystallinestructure
of the recordingmaterial. Bothuse a modulatedlaser beam for writing. Playbackalso usesa laser to detect
the differencein reflectivityor optical Interferencefor distinguishingdata bits.
The opticaldiskshavebeenarrangedin a jukeboxsystemto increasecapacityand reducethe diskaccesstime.
Forexample: RCAisfabricatinga jukeboxsystemstoring1013bitson 128noneresablediskswitha diskretrieval
time of 5 secondsand a corrected bit error rate of 1 in 10a. The record and read rateswill be 40 Mbits per
secondper channel.
Prototype and experimentalerasable opticaldisks are beingdeveloped. Disk sizesrangefrom 2 to 8 Inches
with variousrecordingmaterialssuchas telluriumalloy(Panasonic)for phasechangerecordingand rare-earth
transition-metalalloy(suchas Philips,KDD, Sharp,NHK, 3M, andXerox)for magneto-opticalrecording. Lasers
are usedfor read, write, and erase functions.
A telluriumalloychangesits reflectivitybetweenamorphousand crystallinephases. However,the alloyonlyallows
up to 1 millionphasechangesor writHrase operations.Whenthe mediumis preparedin the crystallinephase,
a shortlaserpulsewillchangethe heatedspot to amorphousphase. A longlaser pulsewill revert the heated
spotto crystallinephase. The writeand eraseoperation,as described,willcauseslightdegradationin thereadout
signal-to-noise ratio. A lossof 4 dB was reported after 105write-erase cycles.
The gadolinium-terbium-ironamorphousrare-earth transition-metalalloyusedby Philipsis a magneto-optical
data storagemedium. A data bit is representedby orientationof the magnetizationin a smallarea. Writing
is done by simultaneouslyheatingvia laser the data bit area to above the Curie temperatureof the alloyand
applyinga magneticfield. Since thermomagneticwritingis nondestructive,the erase-write cycleis unlimited.
Readingis donebythe Faraday(or the Kerr)magneto-opticaleffect. A capacityof 10 megabyteson a 2-inch
diameterdisk has been achieved. Thissystemwillhavea write time of 3 microsecondsper bit, a read time of
250 kbits per second, and an accesstime of 50 milliseconds.These characteristicsare better than those of
magnetic floppy disks. Sony and KDD use terbium-iron-cobalt alloy for magneto-optical recording and
demonstratea reador write rate of 9 MHz and a signal-to-noiseratioof 52 dB. Usingan 8-inch diameterdisk,
a capacityof 600 megabytesper sidehas been demonstrated. Many promisingexploratoryresultshavebeen
reported that should lead to the introductionof erasableopticaldisks in the 1986 to 1988 time period.
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2.2 MEMORY WITH NO MOVING PARTS, $OUD STATE
2,2,1 Semiconductor
The days of usingdiscrete transistorsand tunnel diodes as memoryelements are long gone. The present
semiconductormemodesare all Integratedcircuits. Owingto the growingInterestin personalcomputersand
video games, the semiconductor memory enjoyed a tremendous growth In recent years. Functionally,
semiconductormemodesare categorizedas bothvolatileand nonvolatile.
2.2.1.1 VolatileMemory
2.2.1.1.1 DynamicRandom AccessMemory \
Eachdynamicrandomaccessmemory(DRAM)celliscomposedto two devices:onetransistorandonecapacitor.
ThecellstructureISsimpleand smallso thatlowcostandhighchipcapacitycanbeachieved.A 64Kchip currently
sellsat $6 for a singleunit; that Is equivalentto 0.01€ per biL For largequantities,0.004 to 0.005¢ per bit Is
possible.The256Kchipsam now becomingavailable.Furthermore,recentannouncementsmadeby IBM indlcate
that experimentalversionsof 512Kand 1Mchipshavebeendemonstrated,it looksasif the 1M chip goalmight
be reached by 1987. The DRAM are very fast with read or write inthe 100- to 200-nanosecond range. The
majordrawbackof DRAMIs that data bitsam storedas chargesinthe capacitors.Thecapacitorrequiresrefresh
or rechargein a pedodof millisecondsto prevent chargeleakageand thus lossof data. The refreshmust be
carded out betweenread andwriteoperationsand requiresadditionalcircuitry. Figure2 showsthe historyand
trends of the variousdensity DRAM.
--- 2.2.1.1.2 Static RAM
The staticrandomaccessmemory (SRAM)requiressix devicesfor eachmemorycall: four transistorsand two
resistors.The basiccellsizeof a SRAM is largerthan that of a DRAM. TheSRAM chipcapacity is smallerthan
DRAM, usuallybya factor of four. Presently,only 16Kand64K chipsam available.The 256Kchipsare expected
by 1987. The 16K SRAM sellsat $10 per chip,whichISequivalentto 0.06¢ per bit. Forlargequantities,0.02¢
to 0.03¢ per bit ISpossible.SRAM is alsofast for reador write inthe 100- to 200-nanosecondrange. Specially
-- designedsmall capacity16K by 1-bit and 4K by 4-bit SRAM am as fastas 35 to 45 nanosecondsfor commerdal
temperatures,55 to 70 nanosecondsfor the militarytemperaturerange. For specialmilitaryuse, conventional
complementarymetal-oxide-semiconductor(CMOS) transistorsserve as resistorsIn place of polysillconload
__ resistorswhoseresistancedecreasesas temperatureincreases.Thisis doneat the expenseof cellsize. Static
RAMdo not needrefreshing,sodata am retainedaslong as the power Isconnected. SRAM am thereforeeasier
to use becausethere is no refreshcircuitry. SRAM cellscan be high-speed bipolaremittercoupled logic or
transistor-transistor logic(Fujitsu: 1K device,access Ume 7 nanoseconds,0.7 milliwatt per bit; 4K device,
- 15-nanosecondaccesstime, 0.2 milllwattper bit; and 16K device,25-nanosscond access time, 0.04 milliwatt
per bit), n-channalMOS (NMOS), CMOS, or a combinationof NMOS and CMOS. CMOS generallyconsumes
muchlesspower,aboutonequarterof that for NMOS. A 16KCMOS chipdissipatesabout200 milliwatts.Figure
3 showsthe averagepdce per bit for 4K, 16K,64K, and 256K SRAM, DRAM, and read only memories(ROM).
2.2.1.1.3 PseudostaticRAM
A newtype of RAM has been Introducedand thecurrent chip capacityis 64K. It usesthe small DRAM memory
celldesignand anon-chip control-refreshcircuitto determinewhichcellsam not in the read or write cycleand
whenthey can be refreshed. It hasthe DRAM highcell densityand acts as a SRAM to the system Interface.
__ However,the complicatedcontrol and refreshdrcuit reducesthe overallchip capacity,reliability,and yield. The
small gain In chip capacity makes it very difficultto compete withthe true SRAM.
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2.2.1.2 NonvolatileMemory
The readandwriteof a nonvolatilesemiconductormemoryam usuallybasedon differentprinciples,use different
processes,and operateat differentspeeds. The nonvolatilityor data retentiondependsstronglyon the write
processand the principleon whichit is based. The data retentionpedodcan be permanentor for severalyears.
Some of the nonvolatilesemiconductormemodesare more appropriatelyclassifiedas conditionalnonvolatile
memories.
2.2.1.2.1 Read-Only Memory
Dataam permanentlyprogrammedintothe read-onlymemorydeviceduflngmanufacturingand cannotbe altered
byusers. However,thememorycellsam simpleand small. 256KROM am availablenowand 1M ROM am ready
to be marketed. The accesstime Is around 200 nanosecondsfor 256K ROM and 350 nanosecondsup to 5
microsecondsfor the large 1M ROM. ROM alwaysleadthe nonvolatileIndustryineconomyand density. Since
new masksare needed for differentmemories,ROM are only cost effectivewhen producedin quantity. They
are sellingat about 0.05¢ per bit, which Is very closeto that of DRAM but lessthan half that of the erasable
ROM. ROM am also calledmask resd-only memories.
2.2.1.2.2 ProgrammableROM
ProgrammableROM (PROM)am programmed by blowingminutefusesassociatedwiththe memorycells. The __
programmingcan be performed by users. However,it cannotbe changedonce programmed. For clarity, it Is
sometimescalled fuse-programmableROM. 64K PROM havebeenintroducedbut 256K chipsare still several
yearsaway. PROM are available In bipolar(50-nanosecondaccesstime)and CMOS (150-nanosecondaccess
time)structures. Besidesmemories,PROM havealso been used as fuse-programmablelogiccircuitry.
2.2.1.2.3 ErasablePROM
The erase operationof an erasable PROM (EPROM) usesultravioletlight, thus it is also knownas ultraviolet
erasableprogrammableread-onlymemory.Thereed-onlymemorynameis misk_ing. Thedata can be rewritten
but requiresa durnsyand s_owprocesscomparedwith that of reading. It Is suitablefor read mostlyapplications.
For erase, the chip has to be removedfrom a systemand placed underan ultravioletlightfor about one-half --
hour. An expensivepackagewithan erasurewindow is required,and the entirememorymustbe erased. This
was thefirstreprogrammable,nonvolatilememory. It providesitsusersan opportunityto alter the program and
is veryusefulduringthe program developmentstage. F_PROMIs basicallya MOSstructureusingtwo polysiUcon
electrodes(fioatlnggate and controlelectrode)to controlthe charge present or absent on the floating gate,
representingdata bits one or zero. The memorycell, consistingof onetransistor, is small (around40 square
micrometers).256Kchips am availabletoday. EPROMrequire12.5 to 20 voltsto program,which is higherthan
the standard 5--voltoperatingvoltage. It takes 50 millisecondsto program but the accesstime Is about 200
nanoseconds.
2.2.1.2.4 FJectflcallyErasablePROM
The structure and operatingprincipleof the electricallyerasablePROM (EEPROM)am similar to those of the
EPROM: the floetinggate is stillusedto store chargesrepresentingdata bits. One ImportantdifferenceIs that
thechargeis movedthroughthe Insulatorto the gate by tunnelingInsteadof by avalancheInjectionfor the EPROM.
To providea highelectricfield for tunneling,the insulatinglayerthicknessbetweenthe semiconductorand the
gate has to he greatlyreduced.Somemanufacturerstexturea thin polysilicongate to createhighfieldsat surface
irregularities and thus ease the thin Insulator requirement. EEPROM can be erased, programmed, and
reprogrammedon a byte-by-bytebasiswith5 volts. Thisprovidesversatilityandin-circuitoperationconvenience.
The programmingtakes about 10 millisecondsbut readingrequiresonly 100to 200 nanoseconds.The memory
has a 10' charge--dischargecyclecapabilityand a 10-year data retentiontime. SEEQrecentlyannounceda
10S-cycledevice based on their proprietaryQ-cell designand oxynitrideprocess. Fasterwrite times can be
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achievedby sacrificingthe data retentiontime. For example,a 1-millisecondwrite time may be traded for 1
monthretentiontime. A writetime as shortas 100microsecondshasbeendemonstrated.Sincethistechnology
is new,only 16K and 64K chipsare being Introduced. The performanceand reliabilityneed furtherstudy. For
large quantities,SEEQis soiling16Kchips at $6 a piece,that Is only 0.04€per blL Forsmallquantitles_the price
Is estimatedto be three timeshigher.
2.2.1.2.5 NonvolatileRAM
ThenonvolatileRAM(NVRAM)isa hybridof thestatic RAMand EEPROM. It behavesas a staticRAMto a user.
However,the data are protectedbythe nonvolatileEEPROMduringa powerfailure. This new memoryversion
-- has the high-speed read and write of a static RAM andthe nonvoletilityof an EEPROM. Therefore,NVRAM
are moresuitedfor applicationsrequiringfrequentmemorydata changes. Sincethe EEPROMare only operating
duringpowerfailures,the EEPROMcyclingenduranceand data retentiontime requirementcan be relaxed. It
__ is one of the mostversatilememoriesin terms of featuresend capabilities. The memorycell complexityand
thenewnessof theEEPROMhavekeptthe NVRAMat the 1K- to 4K-bit capadtyanda highpdceof approximately
1.3€ per bit for a 1K chip made by Xicor.
-- Tables2 end 3 compare the memorycell dimensionand chip capacityof varioussemiconductormemories.
TABLE 2. MEMORY CELL DIMENSION
APPROXIMATECELL DIMENSION
MEMORY (MICROMETER)
Mask ProgrammableROM (ROM) 5
UltravioletErasablePROM (EPROM) 7
-- DynamicRAM (DRAM) 8
PseudostatlcRAM(PseudoSRAM)
ElectricallyErasablePROM (EEPROM) 13
Fuse-ProgrammableROM (PROM) 14
Static RAM (SRAM) 18
-- NonvolatileRAM (NVRAM) 45
(potentialsize 23)
TABLE 3. CHIP CAPACITY
-- YEAR
MEMORY 1979 1983 1987
- ROM, EPROM, DRAM 64K 256K 1M
Fuse PROM, SRAM, PseudoSRAM 16K 64K 256K
EEPROM - 16 to 64K 256K
NVRAM - _IKto 4K 16K
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2.2.1.2.6 CombinationROM and EEPROM
The combinationROM and EEPROM(CREEM)takes advantageof RoM highcapacityand high speedand at
the same time solvesROM lack of data alterabilityonce manufactured. Motorolahas combined14 Kbytesof
mask programmedROM with2 Kbytesof erasable EEPROMto produceits 128K, 16K x 8-bit, GREEM. This
arrangementprovidesa meansto substitute the memorycontentsof the ROM for that of the EEPROM.
2.2.1.2.7 Metal-Nltdde-Oxlde-Semiconductor and SIIicon-Nitdde-Oxide-Sillcon Memodes
The metal-nitdde-oxide--semiconductor(MNOS) and sillcon-nitdde-oxide--silicon(SNOS)memory transistors
are nonvolatile,havea mediumto highdensity,consumelowpower,aresemiconductorpackaged,can berandomly
read fast, andcan be radiationhardened. However,the memorieshavea limitednumberof read-writecycles,
a slowerase-write, and limitedsuppliers. The memoriesare suitablefor secondarymemodasand read mostly
applicationswhereability to alter data Is critical but fast read-write cyclesare not Important.
2.2.1.2.8 ComplementaryMetal-Oxide-SemiconductorMemory with Battery
The paldngof complementaryn-channelandp-channel transistorsto formlow powerconsumptioncircuitrywas
Inventedin 1962. Becauseof the advancementmadein recentyearson CMOS cellpackagingdensity,operating
speed,reliability,and cost,CMOS configurationwas usedin theSRAM. 64K CMOSSRAM with an accesstime
of 50 to 80 nanoseconds,an activepower of 100 to 200 milliwattsanda standbypower of 15 to 50 nanowatts
havebeenannounced.The low powerconsumptionenablesthe CMOS SRAMto combinewitha batteryto form
a practical,pseudo-nonvolatilememory. It providesfast read and write likea SRAM but retainsdata without
externalpower.
Mostek Corporationis sellingsamplesof 16K-bit CMOS with two emergency batteriesand controlcircuitsfor
about $20. That is equivalento 0.12€ per bit. The battery shelflife isabout 10yearswith a temperaturerange
of 0 to 70°C. The RAM accesstime is 200 nanoseconds,activepower Is 275 milliwatt_ and standbypowerIs
5.5 mlUiwatt&
Usingthe specialconfigurationsof CMOS-SOS (silicon-on-sapphire)or CMOS-SOI (silicon-on-insulator),latchup
problemsare minimized,packagingdensityis increased,andradiationhardnessis improved.The Improvements
are due to the isolationof n- and p-channel transistorsprovidedby the insulatingpropertyof the sapphire
(aluminumoxide) and.the Insulator(silicondioxide). RCAdemonstrateda radiation-hardened4K CMOS-SOS
RAM that is total dosehardened to 100Krads(Si), free from latchupundertransientradiationof 1011reds per
secondand immuneto cosmic rayupset to 2 x 10-9 errors per bit day. However,the SOl configurationunder
developmentwill be cheaper and more tolerant to thermal stresses.
2.2.2 Magnetic
Magneticmaterial is a favoritefor memorybecauseof its nonvolatility,radiationhardness,data retentivity,and
unlimitednumberof readand write cycles. Furthermore,all magneticmemodesare electricallyreprogrammable.
2.2.2.1 MagneticCore
The firstgenerationof core memorieswasdeveloped in the early Fifties. It is a maturetechnologyand hasa
largecommercialbase. The core memory is randomly accessed,thus has no latencytime. However, it uses
destructivereadout,whichis undesirablein somecases. Thelongevityof thecore technologyis mostlyattributed
to the unavailabilityof suitablenonvolatilesemiconductoror opticalmemorieswithno movingparts. The core
memorymayfacethe challengeof emergingsemiconductor,optical,and magneticmemoriesinthe late Eighties.
The charactsdsti_ of the core memoryhavebeenimprovedthroughthe yearsbyusingsmallerand fastercores.
At present,a 64K-word, 18 bitsper wordmodulewithdimensionsof 6 by9 by0.9 Inchesisusedin AN/UYK-43
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and AN/UYK-44 militarycomputers. The core has an outsidediameter of 0.013 Inch and an Insidediameter
of 0.008 inch. Threewiresare strungthrougheachcore to form a 3D organization.Twowires carryhalf-select
+-- drivecurrentsto switchthecoreat whichthey intersect.The thirdwirecarriesthesensesignalfromthe selected
core to thesenseamplifier. Thiscore modulehasa 900-nanosecondcycletime, a 350-nanosecondread time,
a temperaturerangeof minus55 to plus85°C, and a cost of slightlylessthan 1€ per bit. It consumes50 watts
undertypicaloperatingconditions,requires65 watts maximumpowerand 15 watts on standbypower. A 128K
by 18 bitsmodulewithdimensionsof 6 by g by 1.4 Inches,using0.00g-inch outer diameter,0.006-Inch Inner
diametercores will be availablesoon. Thissmallercore modulehas approximatelythe samespeedand power
rating, it costsaboutthe sameas the 0.013-Inchcore module. An evensmallercore havinga 0.006-Inch outer
diameter for better core memorycharacteflstlcsis beingdeveloped.
2.2.2.2 Magnetic Film
Eversincethesuccessfulexperimentsperformedinthe earlyFiftiesto inducea magneticanisotropyinevaporated
polycrystalllnemagnetic films,there has been muchresearchto make the magneticfilma very viable memory
element. The magneticanisotropyof a filmis thevariationof itsmagneticpropertlasas a functionof orientation
relativeto a referenceaxis. This Inducedanisotropyis important becauseit providesa preferreddirectionor
easyaxisfor the magnetization.Thus,it permitsthe magneticthin filmto be magnetizedineitherof two opposite
directionsalong the easy axis; these two remanant states correspondto the 0s and ls in a binarysystem.
Magneticfilmscan be madehavinga squarehysteresisloop(whichpermits coincidentcurrent switching),a low
+-- magnetostrictlonor.strainsensitivity(for Insensitivityto shockand vibration),and a highCurietemperature of
600°C for 81 per cent nickel(NI)- 19 per cent Iron(Fe)(for a wide temperatureoperatingrange). Magneticfilm
elementscan also be made small for highdensity, lowdrivingpower, and fast rotationalswitching. Memory
__ elementsexhibitingreadaccesstime lessthan 100nanosecondshavebeendemonstrated.Inaddition,thememory
elementsand the associatedwiringcan be fabricatedandtested in multi-elementarraysrather than as single
elements. Magneticfilmmemoriescan be made eitherinnondestructivereadoutor destructivereadout modes.
-- Sperry has been the pioneerand played a leadingrole In magneticthin film memory. Early researchled to a
planarmagneticthin film 4K-bit scratchpadmemoryfor the UNIVAC 1107computerin 1961. Sincethen,planer
thinfilmmemorysystemshavebeendevelopedfor a wide varietyof militarizedcomputer systems,Includingthe
-- CP-642B, the CP-667 and the UNIVAC 1830 computer. Continuingresearch resultedIn the development(in
1967) of UNIVAC Mated Film Memory system that was adapted for the CP-808, the ASW S-3A AN/AYK-10
(UNIVAC1832),and the AN/UYK-7 computers. The mated filmelementconsistsof two layersof magneticfilm
separatedby a thin, narrow,insulatedsense-digitline. Sincethesense-digitlineIs narrowerthan the magnetic
-- layers,the two magneticlayerscan still be magneticallycoupledto eachother throughthe thin Insulatinglayer.
Storageof informationis doneIn the samewayas for a planarelement,magnetizationpointingineither of two
oppositedirectionsalongthe easyaxis. The mated-film structurehasa closedmagneticfluxpath. it minimized
the at-rest demagnetizingfield. It thus permits use of thicker filmelementswithcorrespondinglarger output
signal. It also reduces magnetizationdlapersion, lowersdigitdrive, and Increasesthe thresholdfor magnetic
creepand elementimperfectionfor improvedoperatingcharacteristics- The AN/UYK-7 doubledensitymated
filmmemoryhasa capadtyof32K wordsof 32 bits,a cycletime of 750 nanoseconds,consumes250watts,weighs
48 pounds,occupies0.55 cubicfoot, is randomly accessed,and is operated in a destructive readoutmode.
A variety of magneticfilmmemodedhasbeen studied. In 1983 a novel,planar film, magneticdomainmemory
usingchemically-deposited soft and hard exchange--coupledthin filmswas reported by Battarel of France.
Localizedmagneto-static fields are created by a hard magneticfilm depositeddirectly on the soft film. This
structure permits the storage of very small domainsand controlof the domain propagationwhen the shift
conductorsare current pulsed. A 104K bitsper square centimeterdensityhas been obtained. The absence
of an external bias magnet and the possibilityof Integrationmake the planar film, magneticdomain memory
technologyvery competitivewith the bubblememorytechnologyfor moderatestoragecapacities. However,the
memory is accessed by block and the cycle time is of the order of 1 microsecond.
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2.2.2.3 Plated Wire
The plated wire-(cylindricalfilm) memoryelement is made of a beryllium-copperwire 0.005 Inch in diameter
electroplatedwithapproximately8000 angstroms(A ==10-1°m) thick layer of a non-magnetostrictivealloyof
nickel-iron. A currentInthe wireduringthe platingprocessalignsthemagneticmaterialto establisha magnetic
preferredor easyaxiscircumferentlallyaroundthe wire. Themagnetizationisstablealongthe easy axis. Thus,
anysectionof the wire can be magnetizedeitherclockwiseor counterclockwise,correspondingto data bitsone
or zero. A memoryplaneconsistsof parallelplatedwires InsertedIn tunnelsformed in a plasticplane encircled
orthogonallyby word lines. The plated wires providenot only the storagemediumbut they also serve as the
senseand digit(bit)line. The resultis an orthogonelmatrixof memoryelementswiththe storageareasconsisting
of thoseportionsof the plated wires locatedat the crosspointswherethe wordlinesintersectthe platedwires.
This resultsIna lowbit densityof approximately1000bitsper squareinch. Informationis writtenintothe memory
elementsbyapplyingcoincidentword and digitcurrentsto the appropriateword lineand platedwire. Reading
is doneby applyinga wordcurrent to the word line. The wordcurrent generatesa magneticfield that rotates
the magnetizaUonout of theeasyaxb. Thisactionproducesa changeof magneticfluxthatcausesa signalvoltage
Inthe senseline representingdata bit one or data bit zero. If the magneticfieldusedfor readingdoesnot exceed
a certain threshold,the magnetizationreturnsto itsoriginalorientationalongthe easy axis, either c|ockwiseor
counterclockwisearound the wire, after the read field Is removed. This makes the memory readout a
nondestructiveprocess. Smaller 0.002-Inch and 0.0025-Inch plated wires havealso been manufactured. The
smallerwire not only provideshigherbit densitythan 0.005-inchwire but it also requireslessdrivecurrent,thus
reducingpower dissipation.
Theplatedwire memoryelarnenthasmagneticflux linesthat areclosedwithinthemagneticmaterial. The closed
fluxpathofferssignificantadvantagesoverthe open paththat arecharacteristicof singlelayerplanar filmmemory _.
elements. One advantageis the possibilityof usingthickerfilmfor a largersignalbecausethere is no at-rest
demagnetizingfield to consider. The otheradvantage is the reduction of the digit(bit) current becauseof the
highpermeabilityof the closedmagneticflux path.
Massplatedwire memow withstoragecapacitiesof 10 millionbitscan performa memorycycleat 1 microsecond
andmainframememorieswith capacitiesof 0.5 millionbitscan operateat 500 nanoseconds.
Platedwirememoryelementresearchwasinitiatedat Sperryin 1961. SincethenSperryhasdevelopedrnemodas
for UNIVAC9000 sedas and 1110 generalpurposecomputers,the MinutemanAN/UYK-11(V)7 weaponsystem
computer,and RomeAir DevelopmentCenter. The platedwire memory is more suitablefor militaryand space
applicationsbecauseof its operatingspeeds,nonvolatility,nondestructivereadout,goodradiationhardness,and
reliability. However,it is expensivebecauseit doesnot havea goodcommercialbase. Althoughthe platedwires
are batch fabricated, the preparationof beryllium-copperwire prior to plating,the controlof coercivityand
magnetnstrictionof the plated film,and the assemblyof the memoryplane are difficultand time consuming.At ._
present,the plated wire suppliersare limited to only two or three in the computerIndustry.
2.2.2.4 Magnetic Bubble
A garnetfilmwith a magneticallypreferredor easyaxisnormal to the filmplanewill presenta set of serpentine
domainpatternsalternatingin magnetizationpolarity. If a bias fieldnormalto thefilmplaneis appliedandgradually
increased,the serpentinedomainswithmagnetizationinthe samedirectionas the fieldwillwiden at the expense
ofthe oppositely-directedomains.Whenthebiasfieldreachesa criticalvalue,theshrinkingdomainswillcontract
intoIsolatedcylindricaldomainsresemblingsmallsoap bubbleswhenviewedthrougha Faradayeffectapparatus.
The cylindricaldomainsare stablewhen the bias field is held constant.
The magneticbubblememoryconcept was proposedby BellLaboratodasin the late Sixties. The bubblesare
thosecylindricaldomainsjustdescribedin a magneticgarnet filmepitaxiallygrownon a non-magnetic single
crystal gadoliniumgalliumgarnetsubstrate. The data bitsare representedbyeither the presenceor absence
of the bubblesor by the differentmagneticstructuresencodedIndomainwallsaroundthe bubbles. Thebubbles
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can be electronicallygenerated, propagated, transferred, replicated, detected, and annihilatedto form a
serially-accessedmemory.Theseessentialfunctionscan beperformedusingmagneticthinfilmfeaturesdeposited
on the garnet Inconjunctionwith an in-plane rotatingmagneticfield. This method.iscalled field access. The
functionscanaL_obe accomplishedbyprovidingdepositedconductorsor aperturedcurrantsheetsonthe garnet
film and usingpulsedcurrents in a methodcaJledcurrentaccess. The bubblememoryhas no moving parts,
is nonvolatileand suitable for applicationsIn harshenvironments.
A newversionof bubblememorycalledBlochlinememorywas proposedby Konishlof Japan In 1983. The data
bitsarerepresentedbyverticalBlochlinepairs,of thesamesign,In thestripedomainwallsingarnetfilms. Since
__ the dimensionof thevertical Blochlinepair and the stripedomainwidth are small,the memorycell size issmall.
It has been estimatedthat the BlochUneconcept could lead to a bit density30 to 100times greaterthan that
of the presentbubblememorydevicesand a densityof 1 billionbitsper square centimeter.
Thewritingis doneeither directly,by applyingfieldsto InjectverticalBlochlinepairsinto the stflpedomain,or
indirectly,by firstgeneratingthe bubbles,thenconvertingthe presenceor absenceof bubblesto the presence
or absenceof verticalBlochlinepairs in a nearbystflpedomain. Readingis done In reverse. The verticalBloch
linepairat the stripedomainend isconvertedto a bubblebyapplyinga chopping,pulsedbiasfield. The bubble
can then be detected by the convantlonalmethod. Propagationof verticalBlochlinepairs is done byapplying
successivepulsedbiasfieldsandudng the resultinggyrotropicforcesInducedby wallrnotlon. Propagationdoes
not requireany small,depositedfeaturesas in conventionalbubbledevices,but potentialwellsalongthe data
trackmaybe necessaryto betterdefinethe verticalBlochlinepair positionand Improvethe propagationstability.
The essentialmemory function suchas data write,read, and propagatehavebeendemonstrated. However,In
view of the complexityof the Blochlinecontrol, especiallyduringthe verticalBlochline pair propagation,this
memoryis not expected to be practicalfor quite sometime.
2.2.2.5 Cross-tie RandomAccessMemory
Cross--tierandomaccess memory (CRAM) Is a magneticthin film memory In which Information is stored In
structureswithin domainwailsratherthan In the domainsthemselves. It was discoveredin the late Sixtiesthat
__ thevery small sizecross-tiestructure(approximately20 micrometerslongand 1 micrometerwide) in the domain
wall can be generatedor erased bymanipulatingmagneticfields. Boththe presenceand absenceof cross-tie
states are stablewhen magneticfieldsare removed. Hence, they can be used to representdata bitsone and
zero. The memory elements are made of polycrystalllnenickel-iron films fabricated by vapor depositionor
-- sputteringonglass,silicon,or ethersubstrates.Thecross-tiememoryis a developingtechnologythat hasalready
reachedthe laboratory demonstrationstage. The essentialfunctionssuchas data writingin 20 nanoseconds
and data reading In 270 nanosecondshave been demonstratedusinga 16-bit memory array and a partially
__ populated8K memoryarray. Presenteffortsare directed toward design,fabrication,and evaluationof a fully
populated8K memoryarrayto form the basisfor a 16Kmemorychip. In its final form, CRAMwill be externally
indistinguishablefroma staticsemiconductorRAM exceptfor thefact that the data are nonvolatile. No refresh
is required. The CRAM hasno permanent biasmagnetsor movingparts. It can, therefore,be Integratedusing
-- standardsemiconductorprocessingprocedures. It operates overthe full militarytemperature rangeof minus
55 to plus 125°C, Is radiation hard, and has a non-destructive readout. Write cycle time will be under 100
nanoseconds. Read cycle time will be under500 nanoseconds.
A 16K by 1 CRAMwill be the firstchip to be fabricatedby Sperry. The initialapplicationis as a core module
replacementfor the AN/UYK-43 and -44 computerswhereone or two printedcircuitcardsfilledwith 16KCRAM
chipscan be configuredin64K by 18 or 128Kby 18 organizations.The futureCRAMchipsshouldhavea write
-- cycletimeof 20 to 50 nanosecondsanda readcycletimeof 100to 200 nanoseconds.Whenthisgoal is reached,
CRAM will be able to replace semiconductorRAM in many applicationsin whichnonvolatilityis desired.
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2.2.3 Other Memories
Inadditionto thevarioustypesof memodesdescribed,thereare manyothertypesbeingproposed,Investigated,
developed,manufactured,and marketed. Examplesare electronbeam addressablememory,magneticdomain
tip propagationmemory,ferroelectricmemory,sonicfilmmemory,wovenplated-wirememory, optical memory,
charge-coupleddevicememory, galllum-arsenidememory,Josephsonjunctionmemory, and Ovonlcmemory.
Eachhasitsownmeritsand difficulties.As newmaterialsand new processingtechniquesupgradethe existing
memoriesandnewmemory deviceswith betteror differentcharacteristicsare Introduced,some of the memodes
(Includingthosedescribed)willsucceedand somewill fadeaway. Fivearbitrarilyselectedmemoriesare described.
2.2.3.1 OpticalMemory
Thedata bit capacity(approximately10° bits)that can be achievedwith no movingparts usingeither bit-by-bit
or holographicpage format Is too smallto be usedfor massstorage. The lack of a suitablepage composer,
a highresolutionand fast lightdeflector,and a sensitive,highresolution,reusablerecordingmediumalso hamper
further developmentwork.
A 101S-bit,1-nanosecond access, read, or write, 3-dimensional, random accessed,Volatile(data must be
refreshedat least onceevery 5 minutes),photon echomemory recentlyproposedby the AdvancedTechnology
Laboratoriesof Vienna, Virginia,will encountersimilaror more severechallenges.
2.2.3.2 Charge-Coupled Device Memory
Data bitsrepresentedbycharge packetsare placedin specificstorageelementscreated by designingpotantiai
wellsin a semiconductor.Thesechargepackets can be shifted from one storageelementto an adjacent one
by alternatingthe potentialwellselectrically. The charge-coupleddevice (CCD) memory is hencebasicallya
shiftregisterand is block-accessodanted. Sinceeach charge packagemay be of differentsize, it can be used
as an analog shift register. It is a dynamicmemory that requirespedodic refreshingand is volatile. Although
thedata rate can be as fastas 10 MHz, itsaccesstime is long,(severalmilliseconds)dependingon itscapacity
and organization.64K and 256K CCDmemodeshavebeenfabricatedbut are notcompetitivewiththe fast read
andwrite DRAM. However,CCD are stillwidely usedas imagesensingand analog signalprocessingdevices.
2.2.3.3 GalliumArsenide(GaAs)Memory
The highek_-"tronmobilityand the semi-insulatingcharacteristicof GaAsenablethe fabricationof GaAsmajority
carrier devices to offer highspeed and radiation tolerant integrated circuits. Advancesin developmentare
expectedto achievelowpowerdissipationon the order of severalmicrowattsper bit, accesstime on the order
of severalnanoseconds,and read-write cycletimes on the order of tens of nanoseconds,radiationtolerance
of 107to 10a rads(Si),and operatingtemperaturesof minus200 to plus200"C. At present,only smallcapacity
(256 bits and 1Kbits)static RAMhavebeendemonstrated. No yieldand cost data are available. The challenge
is to Increaseyieldvia Improvementof GaAssubstrate quality and processingtechniques.
2.2.3.4 JosephsonJunction Memory
Extremalyhigh-speed,low-powermemorieshave beendemonstratedusingJesephsonJunctions(tunr_ junctions
betweensuperconductors).State of the art Isa fullydecoded4K-bit memorychipwith500-picosecondaccess
timeand 100-microwattpower consumption.Becausethe data are representedas supercurrantsflowingin dngs,
the data are retainedwhen power is off. Disadvantagesare the need for lowtemperatures(below 10 degrees
kelvin)and fabricationdifficulties.However,low temperaturepermitsuseof superconductivestriplinesand ground
planes,and reduces electricalnoise. Bit selectionsfor write and read (both destructiveand non-destructive
readouts)are made with coincidentcurrent techniquessimilarto the core memory. IBM has been a major
developerof this technologysince the Sixties.
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2.2.3.50vonic Memory
Eachmemorycell consistsof an Ovonic(or Ovshinsky)amorphoussemiconductordeviceandan isolatingdiode
in serieson a silicon substrata. Manysuchcellsare arrangedIn an arraywitheachcelladdressableby anx-y
gdd. The cellbehaveslikea nonvolatilebistableresistorwith anon-to-off resistanceratioof about 103:1. The
highand low-resistance statesare usedto representdata bitsone and zero. The seriesdiodes are required
to preventany undesirableresistance shuntingeffectpresented bythe adjacent Ovonicdevices.
Changingthe memorycell from a high-resistance(disordered,glassy,or amorphous)state to a low-resistance
(ordered or crystalline)state and vice versa(that Is, writing),is doneby applyinga pulseof a certainvoltage,
current,andduration.The cellcanthenbe Interrogated,or read,withoutcttangingitsstatebyapplyinga constant
currentand measuringthe voltageto determinewhetherthe OvonicdeviceIs in its highor lowresistancestate.
Advantagesof this type memoryare Its nonvolatility,electricalalterability,andfast nondestructivereadout. For
a 256-bit memoryarray,a 65-nanosecondread timehas beendemonstratedusing5 voltsand 2.5 milliamperes.
The disadvantagesare the nontypicailyhighvoltage(25 volts),largecurrent (200 milliamperes),and longpulse
times (10 milliseconds)requiredfor writingdata in the memory. It is more suitablefor use as a read-mostly
memory. The repeatabilityof the Ovonicdevice has been reported by EnergyConversionDevices to be very
good. On_a small changein characteristicswas observed after a lifetimetest of 101=cycles.
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-- SECTION 3
REQUIREMENT AND SELECTION
3.1 REQUIREMENT
The pflmaryconsiderationof memorydevicesfor commercialusesis cost. Theusersare generallysatisfiedas
long as the devices have reasonable speed and adequate reliability. The memory devices' tolerance to
temperature,vibration,humidity,radiation,end nonvoletilityare seldomemphasizedor evenrequired. On the
other hand, the characteristicsImportantto militaryand space applicationsare many:.
• High reliability
• Availability
• Nonvolstility
• Maintainability
• Security
• Operationin severeenvironment(temperature,humidity,shockend vibration,
end electromagneticfields)
• Small physicalsize
• Lowweight
• Lowpower
• Radiationhardness
• Singleevent upset tolerance
Militaryand spacememoryresearchanddevetopmerdaredirectedtowardachievingthesecharacteristics.Other
goalsare to eventuallyImprovethelife cyclecost, programmability,speed,volume,and powerconsumptionof
the presentmemory devices.
3.2 SELECTION
Asstated inSection1, manytypesof memodesand technologieshavebeenproposedand Investigated.However,
when the desired military and space appllcetloncharacteristicsare consideredthere are onlya few suitable
candidates. AsshownIn Figure 1, a spectrumof memodes extendingfrom the slow,sedally accessedtapes
to the fast, semiconductorand magneticRAM is presented. In the selectionof memory devicesfor militaryend
spaceapplications,the tape and diskare not desirable,mainlybecauseof theirmovingparts. The CCD, DRAM,
and SRAM are also not desirablebecauseof theirvolatility. Finally,core and plated wire are more desirable
althoughstillnot totallysatisfactorybecauseof theirhighcostend bulky,individuallyfabricatedmemoryelements.
Onlyfivememories(CMOSwith battery,EEPROM,MNOS,bubble,and cross-.tie)remainas desirableselections
as shownIn Rgure 4.
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SECTION 4
DISCUSSION
4.1 COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR MEMORYWITH BATTERY
CMOS with batteryis a pseudononvolatilememorywithfast read andwrite times that requireslow operating
and standbypower. Figure5 showsseveralCMOS configurations.To Isolateadjacenttransistors,CMOS can
befabdcatedon siliconislandsgrownon top of the insulatingsapphiresubstratesto form a silicon-on-sapphire
configurationor on top of a silicondioxideinsulatinglayerto forma silicon--on-insulatorconfigurationfor better
_ densityand radiationhardness.
MostekCorporationoffers 16K sampleswithtwo self-containedbatteriesfor $20. Theyhave an access-read
or -writecycletimeof 150to 250nanoseconds,an activepowerof 275milliwatts,a standbypowerof 5.5 milliwatts,
- and requireonlyplus5 volts. No additionalsupportcircuitry is needed to interfaceto outside systems.These
samplesare candidatesfor applicationswhere batteries are allowed. A block diagramof thisself--contained
solutionto RAM volatilityis shownin Figure6. When the powersupplyvoltageis above4.75 voltsthe static
RAM is fullyoperational.Whenthe voltageis between4.75 and 4.5 voltsthe SRAM automaticallywrite-protects
- itself. Oncethevoltageis below4.5 volts,all Inputsto the RAMare disabled. Asthe voltagefallsbelow3 volts
the powerswitchingdrcuit connectsto oneof the better lithiumceils. Nevertheless,problemsassociatedwith
batteriesshouldbe considered,for example: the electricaland mechanicalinterconnectionbetweenthe batteries
and thesiliconchips,sensitivityof the batteriesto pressure,space,weight, limitedlife, and lack of experimental
data for aerospaceand military environment.
Comparedwith EEPROM,the battery-backedSRAM madeof CMOS cellshasbroaderapplicationand is simpler
_ to use If batteries can be tolerated.
4.2 ELECTRICALLYERASABLE PROGRAMMABLEREAD-ONLY MEMORY
- EEPROMevolved from the electricallyprogrammableread-only memory (EPROM). Bothdevicesoperate on
a similarprincipleand havea similarstructureas shownIn Rgure 7. The floatinggate is for chargestorage:
when there are electronson the floatinggate, the channelbetweenthe sourceand drainof the transistordoes
not conduct, representinga data bit zero. Whenthere is no electron,the channelconductsand a data bit one
is represented.To chargea gate, a voltageis appliedto theselectiongate to controlthe chargingprocess. The
maindifferencesbetweenEPROMand EEPROMisthat the EPROMusesavalancheinjectionwhilethe EEPROM
usesthe Fowler-Nordheimtunnelingmechanism.Sincethetunnelingoccursat a fieldstrengthof 107 volts per
centimeter(106voltsper centimeterif surface irregularitiesexist),the tunneloxidethicknessis reducedto the
rangeof 100 to 200A to lowerthe requiredtunnelingvoltageto an acceptablelevelof 20 volts. Somedesigners
usea texturedgate surfaceto locallyenhancethe fieldstrengthfor achievingtunnelingat a lowervoltagewith
a thickertunneloxidelayer. An oxide layerof approximately800/i. combinedwitha texturedsurface has been
--- usedin EEPROM. The thickoxidesare easierto fabricateand alsoleadto longerdata retentiondueto the lower
leakagecurrentduringreadout. Furthermore,EPROMmustbe erasedusingan ultravioletlightafter the memory
packageis removedfromthesystem. The EEPROMerasecan bedonein thesystem,and requiresonlya 5-volt
powersupply. The featureof electricaleraseand writeon a selectedbit, a byte, or blockbasis is essentialto
--- many applications. The EEPROMprovidesdata alterationcapability not onlyin the system, on-the-spot, but
also at a distantlocationvia control-communicationlines. It offersa random accessread time of 200 to 300
nanosecondsandcan be read an indefinitenumberof times. However,the EEPROMis not withoutlimitations.
It usuallyrequires10 millisecondsto erase-write (program),thuscausingprocessordelay withouttimingand
controlcircuitry. The numberof times data can be written(chargecan be stored in the floatinggate) is limited,
typically104cycles. SEEQhasannouncedtheir16K 5516A EEPROMcapableof 106cycles. The deviceis based
on theirproprietaryQ-cell designand oxynitrldeprocess. The data retentiontime (nonvolatility)is alsolimited
__ to a 10-yearperiod. Xicorsellsboththe 16Kand 64K chipsfor about 0.15€ per bit. EEPROMare also available
for a military temperaturerange of minus55 to plus 125_C.
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FIGURE 5. CMOS CONFIGURATIONS
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Overallthe EEPROMisa veryattractive,nonvolatilememoryoffering5-volt operation;anelectricaleraseinplace,
in the system;various bit, byte, or block programming options; and a random access read time of 200
nanoseconds.Thesecharacteristicsmakeit a goodcandidatefor manyapplications,However,the systemusing
EEPROM shouldbe able to toleratethe slow 10-millisecondwrite time, the limited 104write cycles,and the
10-year data retention time. Due to its slow write time and fast read time, EEPROM is most suitablefor
applicationscallingfor Infrequentmemory writes.
Now is an appropriate time to compare the EEPROM with the battery-backed CMOS RAM. What are the
advantagesof EEPROMcomparedto theCMOS RAM? The readandwritespeed,numberof writecycles,power
consumption,easeof use,andthecostof EEPROMare eithercomparableor Inferiorto thoseof the CMOS RAM.
The only distinctadvantageof EEPROM is nonvolatilitythat doesn't rely on batteries,with their associated
problems. EEPROMare suitablefor smallcapacitymemodesand in remoteor hazardousareas wherebattery
replacementor Inspectionsare Inconvenient.
4.3 METAL-NITRIDE--OXlDE-SEMICONDUOTORAND SILICON-NITRIDE-OXlDE-SILICON MEMORIES
The metal-nitride-oxlde-semiconductor(MNOS)memorytransistor!s the firstelectricallyalterable nonvolatile
semiconductormemory. It is knownas MNOS EAROM(electricallyalterableresd-onlymemory),MNOSEEPROM,
or nonvolatileMNOS RAM. Clarificationof the MNOSstructureis Importantto avoidconfusionwiththe floating
gate electricallyerasablememories.A p-channel MNOS configurationis shownin Rgure8. It usesthe charge
carder trapsIn the nitddenearthe nitrlde--oxideInterfaceto store chargethat representsdata bits. The MNOS
configurationhasbeen studiedsincethe Sixtiesand Is a mature memorytechnology. It consumeslow power;
has a mediumstorage density,a wideoperatingtemperaturerange,and a fast read;and is eloctdcallyalterable
and nonvolatile. However,It has a limitednumberof slowerase-write cyclesand limiteddata retentiontime.
Becauseof the slow erase-writecycle,MNOS memodessometimesare organizedIn a block orientedmanner
to Increesethe effectivedata erase-writerate. Sperry's14-lead flatpak,8K MNOS BORAM,is organizedin 256
blocksby 32 bits offeringhigh performance In a block orientedmode. This memoryis nonvolatile,can be
operatedover the minus55 to plus 125=Ctemperature range,has a blockwrite time of 1 millisecond,a block
accesstime of 15 microseconds,a data rate of 2 megahertz,and a pdce of 0.4¢ per bit. It usesapproximately
500 milliwattsoperatingpower or 0.5 milliwattstandby. It featuresa 1011-cyclenondestrucUveread,a 10a-cycle
write, and a 104-hour data retention time. It is most suitable for read applicationswhere ability to alter
nonvolatiledata is criticalbut a fast read-write Is not required.
A modified version using polysilicon gate and n-channel has been developed and is called
silicon-nitdde-oxide-sllicon(SNOS)configuration. It hasa shorterchannellengthcombiningwiththehighmobility
of the n-type silicon(1700 centimeterssquareper volt-second),resultingIn a higherdensityand a fasterspeed.
The polystlicongatealsoprovidesmoreflexibilityinfabricationprocesses.Several16Kand64Kchipswithdifferent
structures,matedals,and numberof gates haverecentlybeen reported. The reported data variesfor different
devicedesigns,in operating temperature,retention,and density. Hitachi's5-:volt only8K x 8 SNOS memory
- is packaged In plasticwith 28 pins. It has a 200-nanosecondaccesstime, takes 60 milliamperestypicaland
18 milliamperesstandby,requires1 millisecondto programa byte and 10 millisecondsto erase a byte or chip,
retainsdata for 10 years at 85°C (1 year at 300°C), and has a cepabillty of 104erase-write cycles.
Boththe MNOS and SNOS devices can be radiationhardenedat the expenseof speed,density, and cost. It
shouldbe more Immuneto the redlation Inducedcharge lossthan the floatinggate devices becausecharges
are stored in the dielectricand the chargequantity is larger.
A radlation-han:lermd16K-bit (2Kx 8)silicongate CMOS-NMNOS electdcallyalterableROM hasbeendesigned,
fabricated, and evaluatedat the SandlaNational I.aboratodes. Table 4 liststhe charactedstics.
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TABLE4. SANDIA RADIATION-HARDENED16K-BIT CMOB-NMNOS
FEATURE CHARACTERISTIC
Technology Silicon-gate NMNOS memoryarray
Silicon-gate P-well CMOB control logic
Clear time 100 milliseconds,block (16K-bits) or page (16 words)clear
Write time 10 milliseconds
Endurance 10,000 cycles
Read access Lessthan 300 nanoseconds
Retention 10 years(no read disturb)
DC voltages Voo = 4.5 to 12 volts,Vw = 18 volts(d:10%)
Standby power Lessthan 100 microwatts
Temperature --55 to + 125"G
Interface 8A3000 (8085) buscompatible
"-'- The memorycellsize is 28 micro'metersby 28 micrometers. The Increasein sizeIs primarilydue to the P "P
guardbandrequiredto isolatethe cells. It is fullyfunctionalat 10 6 rads(Si) total gamma dose. Logicupset
occurredat 5 x 108rads (SI) per secondbut no dose-rate-induced data lossor latchupwasobservedup to 5
x 1011rads (SI) per second for a 20-nanosecond half-pulse width. The 100-millisecond clear time and
lO-millisecondwrite time are for a 10-year retentionafter 104clear-write cycles,postradiation,and at 125=C.
Shortclear and write times may be usedfor shorter retentiontimes and lesssevereenvironment.
At Sperry,anexperimentalmetal-get'e,p-channel,radiationhardenedchipof 256 bitswithstandinga total gamma
doseof 3 x 1_ fads (Si),a gamma doserate of 2 x 1012reds (Si) per secondfor a 40-nanosecond half-pulse
width,and a neutronirradiationof 3 x 101'=neutronsper squarecentimeterwasdemonstratedin 1977. It had
.--- a retentionof only 1 day but a faster cycleof 2 microsecondsand a read accesstime of 1 microsecond.
In general,the capacityof the radiationhardened chipsis usuallytwo generationsbehindthat of commercial
ones.
Summarizingthe three semiconductormemorydiscussionson CMOSwith battery, EEPROM,and MNOSor SNOS,
Tables5 and6, containingthenonvolatilesemiconductormemoryceilevaluationcdtedaend structure-technology
_- options,are presented.
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TABLE5. EVALUATIONCRITERIA
i
• Retention • Endurance
• Read disturb • Program-erasedisturb
• Read current • Program-erasespeed
• 5-Volt operation • Program-erase voltageand
current
• Density • Scalability
• Complexity • Compatibility
TABLE 6. STRUCTUREAND TECHNOLOGYOPTIONS
FEATURE CANDIDATE
Basic structure Roating gate or MNOS
Transistorsor cells One, two, three, or four transistors
Cell selection Select transistoror capacitor
Charge carriers Electronsor holes
Transportmechanism Tunnelingor hot carder injection
Transport medium Oxide(O), Nitride(N), ON, NO, or ONO
Transport path Top dielectriconly,bottom dielectriconly,
or both
Injectionelectrode silicon,polysillcon,textured poly,or
siliconrich
4.4 BUBBLEMEMORIES
4.4.1 General Description
Bubblememoriesuse the propertyof magneticgarnetsto supportsmallregionsof reversemagnetizationas
shownin Rgure 9. Undercertain conditionstheseregions,or domains,are nearlycircularwhen viewedfrom
thetop of thegame(,and are referredto as bubbledomains. A moregeneraldescriptionof thisregionis a right
circularcylindricaldomain. Datastoredin a memorydevk:eare codedin binaryform bythe presenceor absence
of bubbledomains.Thedomainsare causedto propagateunderthe influenceof localmagnatlcfields(described
later) to performvariousmemoryfunctions.
Commerciallyavailable bubble memory devicesare generallydesigned with a block replicateorganization
comprisingmajor bubblepropagationlines and minorbubblepropagationloopsas shown In Rgure 10. The
minor loopsare the main storagearea, andare shownin the centralregionof Figure 10. The major lineskirts
the ends of all the minor loops,and Includesthe inputand outputtracksto performthe data inputand output
functions. Functionally,the bubblememory is comprisedof three sections: a storagearea composedof minor
loops,an Inputport composedof a bubblegeneratoranda set of transfer-ingates,and an output port composed
of a set of replicate or transfer-out gates and a magnetoreslstlvedetector.
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__ A majorline-minorloopdesignIs Incorporatedto reducethe averageaccesstime of a memory. A memorywith
N= bitsand a bubbletransit time of T for one propagationperiod has an averageaccesstime of NT with this
design. For example,N == 103bits andT ==10 microseconds(f ==100 KHz), and NT = 10 milliseconds. A
simpleshiftregistermemorydesignhasan averageaccesstime of 0.5N2T,whichis muchlongerfor largevalues
of N. For the same example, the accesstime of 0.5N2Twill be 5 secondsInsteadof 10 milliseconds.
I
Inside the memory package, the bubble-supportinggarnet substrate is located Insidetwo orthogonal sets of
woundcoilsthat establishan electronicallygeneratedmagneticfieldthat rotatesintheplaneof the bubblegarnet.
Propagationfeaturesof NIFe,which are definedon the garnet byphotolithographictechniques,generate local
magneticfieldsnormalto the garnet surface due to their Interactionwith the appliedin-plane field. Bubbles
are attractedto differentportionsof the propagationfeaturesas the in-plane fieldrotates,as depictedinRgure
--- 11. Allof the bubblesinthe memorychip advanceonepositionfor each 360 degreesof rotationof the In-plane
field. Circulationof the bubbledomainsaroundthe devicecircuitloopsinto theirproperpositionsallowsreed,
write, transfer-in, and transfer-out or replicatefunctionsto be performed.
Nonvolatilltyof the stored data is ensured by permanent magnets arrangedso that their generated field Is
perpendicularto the surfaceof the bubblegarnet substrate. Thisfield satisfiesthe stabilityconditionsrequired
to support magneticbubbledomains. Thepermanent magnetsare selectedwith a temperaturecoefficientof
magnetizationthat matchesthe garnet material, therebyensuringthat the bubblediameter Is nearlyconstant
over an extendedtemperaturerange.
Bubblememorieshavethe desirablepropertiesof nonvolatiledata storage, radiationhardness,wide operating
temperaturerange,lowcost,and moderatepowerdissipation. A typical1 million--bitchipoperatesat a frequency
of 100 KHz withan averageaccaastime of lessthan 12 milliseconds,weighs30 grams,hasa packagesizeof
1.2by 1.1 by0.4 Inches,operatesovera 0 to 70°C temperaturerange,willretaindata overa minus40 to 100°C
_ range without power, and consumesapproximately1 watt operatingat 100 KHz.
Bubblememorypackagescontaining1 million-bitsare presentlyavailablefroma fewsuppliersfor $200 in large
quantities. One supplierquotes$99 for very large quantitiesfor deliverylate in 1984, and representsa cost of
the memoryof only 0.01€ per bit. Memorypackagescontaining4 million-bitsare presentlyunderdevelopment
(Intel 7114).
One million-bitmemorychipshavinga minus40 to plus85°C temperaturerangeare alsoavailablebutat a higher
price of approximately0.05¢ per bit.
4.4.2 Future Developments
One of the basic limitationsof the commerciallyavailablebubblememodesis the inabilityto fabricatesmall
propagationfeatures. Asymmetricchevronfeaturesrequirea gap slightlysmallerthan the bubblediameter,and
alsohavea patternperiodwhoselengthis manytlrnesthe bubblediameter. Bothof thesefactorslimit theuitimete
bubbledensitydue to photolithographicconstraints and cell size.
Chargedwall,or contiguousdisk,bubbledevicesare _ underdavelopmenLThisreducedphotolithographic
requirementsfor Its propagationfeatures. This allowsa greater bit densityto be established.Manipulationof
bubblesis alsodone with • rotating in-plane magneticfield.
_-- Anotherbasiclimitationof bubblememoriesis its lowfrequencyof operationresultingin a slowdata rate. This
limitation is caused by the wound set of coils that generate a rotating magneticfield required for bubble
propagation. Dueto the inductanceof the coils,as the frequencyof operationincreases,the required driving
voltagedsea rapidly,which is limited bythe solidstate drivers.
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Memorydesignshave been proposedthat use current-accesstechniquesInsteadof the rotating field access
concept. Thecoil setsto producea rotatingfield are eliminated,and bubblepropagationis causedby current
carryingconductorsplacedon the garnet substrate. As a result,the frequencyof operationof laboratory test
devicesIncreasedto valuesexceeding1 megahertz.
One of the current-accessmemorydesignspresentlyunderdevelopmentincorporatesa self-structuredbubble
conceptthat usesthe naturalpropertiesof bubblegarnetsfor devicedesign. Bubblesin storageare arranged
__ in a laffice,whichis the naturallyoccurringhexagonalpatternfor closelyspaceddomains. Propagationis done
with apertureddual conductorsheets,whichdo not havethe gap bubble diameter problemsassociatedwith
magneticpropagationfeatures. A double layergarnet is used,one layer of fully populatedbubblesacts as a
carrier layer.A secondlayer,containingpartiallypopulateddata bubbles, magneticallycouplesto the carder
bubbles. An Increase in bubble density by a factor of 10 to realize a 107-bit chip, and an increase in the
operatingfrequencyof at leasta factorof 10to realizea 1-MHz bitrate is feasiblefor the self-structuredmemory
conceptas comparedwith present commercialbubblememories.
4.4.3 Summary
BubblememoryIs a magnetictechnologythat is Intrinsicallyradiationhardenedandnonvolatile. It requiresno
batterybackup and hasan unlimitednumberof write-readcycles. Sinceit has no movingpartsand is resistant
to shock,heat, humidity, and dust, It Is suited for robotics,oil drillingrigs, flightrecorders,and manyother
indusa_,military, and spaceapplications operating in harshenvironments. Itsnonvolatllltyand portabilityenable
the bubblememoryto be usedas a formof workingstorageina portablecomputer. Bubblememoriesare more
reliable,lighter,smaller,and fasterthan tape cassettesand flexibledisks. However,the bubblememory is not
withoutfaults. It is more expensive,requires multiplevoltagepower supplies,consumesconsiderablepower,
hasa longaccesstime,_ generallyorganizedin blockread and writemode,hasa slowdata rate, doesnot have
a full militaryspecificationoperatingtemperature range,needssupport chips,and is difficultto Interface. Since
the bubblememory is fabricatedon a magneticgarnet,the supportcircuitry cannotbe integratedon the same
chip. In addiUon,thememorychippackageneedspermanentmagnets,twoperpendicularfieldceils, and special
magneticshielding.
Nevertheless,bubblememoriesof 1 million-bitand4 million-bitcapacityam the most dense,batch fabricated,
radiationhardened,and nonvolatilesolidstate memorynowavailable. Bubblememoriespossessgreat radiation
hardnessin spiteof the singlecrystalstructureof thegarnet. Bubblememoriesremainoperationalwithout fsilure
after exposureto a neutronirradiationof 10 is neutronsper squarecentimeter,a totalgammadose of 5 x 107
rads (SI), and a gammadose rate of 3 x 101_reds (SI) per secondfor a 30-nanosecond half-pulsewidth.
4,5 CROSS-TIE RANDOM ACCESS MEMORY
Thecross-tierandomaccessmemory(CRAM)is a solidstate, nondestructivereadout,nonvolatilerandomaccess
-- memory that usesthe magneticcross-tie structurein nickel-iron(NIFe)thin filmsas a memoryelement. The
elementis designedas shownin Figure12 to allowthe existence of either a crosstie or no crosstie depending
on the historyof the magneticfield. The presenceof a cross tie is a oneand its absence is a zero. The state
-- of the bit is sensedbya magnetoresistivedetectorasshownin Figure13,oneofwhichis locatedat eachmemory
cell. Megnetoresistanceis the propertyof certainmaterialsIncludingNIFe forwhichdifferentelectricalresistance
Is displayeddependingon the material'sown state of magnetization. Basedon thisprinciple,the resistanceis
highestwhen a current(I) is parallel to the magnetization(M), lowestwhen the current is perpendicularto the
magnetization.Hence, thevoltageacrossthe detectorwouldbe higherfor thepresenceof a cross-tie as shown
in Figure 13(a) because of the 45-degree angle between I and M and lower for no cross tie becauseof the
90--degreeangle between I and M as shown In Figure 13 (b).
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iAn entlramemoryceilconsistsof sevenlevels,asshowninRgure14(a),depositedon anoxidizedsiliconsubstrate.
Thefirstlevelis 350 A of NIFewhichis Ion milledto formthememoryelementsas shownin Rgures12 and 15(a).
The nextlevelis 2000 A of chromium-gold-chromium(Cr-ALPCr)depositeddirectlyonto the NIFe. This becomes
the bit read(detector)linesas shownin Rgure 15(b). Nextcomesa 12 KA insulatinglayer of siliconmonoxide
(810). This is followedbyanother2000 A layerof Cr-Au-Cr whichis Ion-milledto becomethe rowaccesslines
as shownin Rgure 15(c). A second 12 KA SIO insulatinglayer is then deposited,followedby a third 2000 A
of Cr-Au-Cr. Thislayer becomesthe column accesslinesas shown In Rgure 15(d). The entire memoryarray
isthen coatedwitha 2000 A pa.ssNatlnglayerofsiliconnitdde (Si3N4). Flgure 14(b)showsa similarcrosssection
but usingaluminum(AI)and Si3N4 for the metallizatlonandinsulatinglayers,respectively.Rgure 15 showsthe
four individualmetal layersthat are part of a 16-bit expedmentalCRAM array. Rgure 16 is a photographof
theactualdeviceusingthe Cr-Au--Crand SIOsystemas shownin Rgure14(a). Rgures17 and 18 showa partially
populated8K-bit chip and a test chip mountedon a leadlesschip carder.
To operateas a memory,the memoryarraymustbe coupledto variouselectroniccircuits,in particularaddress
decoders,line drivers,and senseamplifiers. The operationof the memoryis quite simple. For a write cycle,
the addressis decoded and the proper row and columnaccesslinesare activated. Writingis donethrougha
coincidentcurrant scheme,with the poladtlasof the currentsdependenton whethera one or a zero Is written.
Duringa read cycle,the addressis decoded and the appropriaterow accessand bit read lines are activated.
Theoutputof the bit read lineis sampledwhilethe read accessline is pulsed, it is thenfed intoa senseamplifier,
comparator, and latch before appearing as a transistor-transistor-logic level zero or one. Readout Is
nondestructiveand the stored data are nonvolatile.
Sperry is developinga 16K x 1 CRAM chip that requiresa singleplus 5-volt supply. No power is needed for
data retention. Poweris used only when the chip is enabled. CRAM is basedon a magnetictechnologythat
Impliesinfiniteretentionand unlimitedwrite-readcycles. A preliminarydesignfor sucha chipis shown in Rgure
19. Two magneticarraysof 8K x 1 each are fabricatedon the same siliconchip as the associatedelectronics.
Cycleand accesstimesare lessthan500 nanosecondsandpossiblyas low as 100to 200 nanoseconds.Operation
of the CRAM is externallyindistinguishablefrom a static semiconductorRAM except for the fact that the data
arenonvolatile.No refreshis required,TheCRAMhasno permanentmagnetsor movingparts,and can therefore
be integratedusingstandardsemiconductorprocessingprocedures.It operatesoverthe full militarytemperature
rangeof minus55 to plus125°C. This 16Kchip canbe usedas the basisof a memorymoduleto replacemilitary
core memorymodulesin suchsystemsas AN/UYK-43, AN/UYK-44, AYK-15A, and F18. Inaddition,advanced
versionsof the CRAM mayrivalsemiconductormemoriesin speedand density,openingup an entirelynew range
of applicationsin militaryand aerospacecomputersystems.
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FIGURE 16. 16-BIT CRAM
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-- Cross-tie memoryelementsare made of polycrystallineNiFefilms,which are Intrinsicallytolerant to radiation.
Thedata storagemechanismdoesnot dependonchargestoragesuchasCCD, MNOS,or EEPROMnoron single
crystallinesubstratessuchas magneticbubble,Ovshinskydevices,or thermomagneticopticalrecording. Since
the CRAM technologyIs still In its developmentalstage,the effectof nuclearradiationhas not beenstudied.
However,basedon the availabledata from testson similarmemoryelementssuchas magneticwire, magnetic
film, and magneticbubble, the CRAM element is expected to store data up to a neutron Irradiationof 1016
neutronsper squarecentimeter,a total gammadoseof 5 x 107rads(Si), anda gammadose rate of 1012rads
(Si) per secondfor a 30-nanosecond half-pulsewidth.
As a conclusionfor thissection,Table 7 contains data on six memory technologies.-
TABLE 7. MEMORYTECHNOLOGY
_ CORE CROSS DYNAMIC MNOS MAGNETIC SELF-
_ TYPE TIE* RAM BORAM BUBBLE STRUCTURED
CHARACTERISTIC"-,_ BUBBLE*
Nonvolatile Yes Yes No Yes Yes Yes
Temperature --55 ° to --55 ° to --55 ° to --55 ° to --40 ° to _40o to
85°C 125=C 125=C 125oc 85=C 85=C
Write 900 ns 100 ns 250 ns 1 ms 10 _ 400 ns
Accesstime 350 ns 500 ns 120 ns 15 _s 11.5 ms per 1 ms per
1 Mbit 10 Mbit
Read 900 ns 500 ns 250 ns 500 ns 10/_s 400 ns
(Data rate) (2 MHz) (100 KHz) (2.5 MHz)
Radiationhardened Yes yes No No Yes Yes
Density(bits per chip) 100K per 16K 64K 8K 1M 10M
plane
Price per bit 1.5€ 0.06¢ 0.04¢ 0.4€ 0.05¢ 0.004€
*Projected data
-- B 4--23
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APPENDIX C - MEMORY SYSTEM STUDY
Dennis Amundsen
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i.z M_4ORYSYSTEMREQUIREMENTS
To meet the goals of a nonvolatilespacecraftmemory,t!_.•performanceof a --.
solidstatem_norymust exceedthatof currenttaperecorderme_Drie_.
Using presentrecordersas a baseline,the desiredcharacteristicsof a
solidstatem_moryare summarizedin Table 1.0. The perfonnanceof sucha
system_ould exceedthatof currentmemory systems.
Volu_e <8_ in3 (13110cm3;1/2AIRchassis)
Weight <44.1lb. (2Zkg)
Capacity >120 .Mbit
<7ZWat 1.2Mbps
Data Rate >1.2Mbps
TABLE 1.0
M_MORYMODULEREQUIR_aK_TS
Additionally,a solid statemarcrysystemshouldsupl_rtboth serialdata
recordingand fast accessto _ blocksof data. An intelligentsystem
controllerwouldbe necessaryto implementwrite"protection,host
ccmmunicaticn,and give the desiredexpansionflexibility.
i.i Host Communication
Mes,DrynIDduleccmaunicationwith the host system(s)willbe over a dual port
interface. Each portwill be identical,and have the capabilityof ha_ndlir_.
data independently,or alternatingwith the other port. Data, address,and
handshakesignallineswill formeach parallelport. Additionally,each
port providesa power strobeline (9STROBE)to es_blish a minirmxnpower
condition. When inactive,PSTROBESremovesall rr.e'ttDrymodulepower except
thatnecessaryto detectan activePSTROBE.
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2.0 APPLICABLETECHNOI/DGIES
_ solid statenonvolatilememorycouldbe configuredusinga varietyof
technologies.However,to meet the density,power and data rate
requirementsonly threegeneraltechnologiesare applicable. Eachhas its
merits,which willbe discussedin turn.
2.1 CSEDSRAM with Battery
VolatilesemiconductorRAM can retainstoreddata when usedwith a backup
_ power sourcesuchas a battery. To minimizepower drainduringinactive
periods,_OS semiconductorsare exclusivelyused. CSDSRAM provides
-- extremelyfast,trulyrandomdata access. Activepower is alsoquite i_.
The necessarytechnologyis widelyavailableat reasonablecost. _er,
the use of batterybackupdeliverslow nonvolatilestorereliability.The
vol_neand weightof the batteryalso reducessystemcapacity. Radiation
susceptibility,alre_y great in a MOS device,increasesfurtherduring idle
periodsdue to the lowersupplyvoltagefurnishedby the backupbattery.
For these reasons,CSDS is not considereda viablememorytechnology,and
will not be consideredfurther.
2.2 EEPRDM
ElectricalerasurablePRDMs (EEPRDM)are inherentlynonvolatile,eliminating
the reliabilityproblemsassociatedwith _MOSP_!4s.Hcm_ver,they share the
same radiationsusceptibilityproblemsas C2q_S,which couldbe overcomeonly
with uniqueradiation hardened processing techniques. This has been demonstrated
__ for CMOSand MNOStechnologies.
In the very near term, 64K bit EEPI_4s in both _MOSand 51MCStechnologies
-- willbe availablefrcmseveralvendors. This densityis theminimun
necessaryto approachcapacityrequirementsof the memorymodule. At this
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°density,advancedpackagingtechniquessuchas multipleleadlesschip
carriers(LCC)on ceramicsubstrateswould be used. The cost of the devices
and the specialpackagingdrivesthe systemcostveryhigh. Denserdevices
are projectedin the near term (1-5years),128 Kbit devicesin 1985,256K
by 1986and 512 Kbit EEPRC_4sby 1988.1
iElectronicEngineeringTimes,Feb.13,1984,Issue _.79PP. 52-54
Due to the longwrite time of EEPR_4s(Z.2ms to IZ ms_yte), many devices
will be activeduringhigh speed storeoperations,_ith eachactivedevice
in variousstagesof write ccmpleticn.This can contributeto significant
power consumptionwith NMOSdevices. CMOSEEPROMsalleviatethisproblem
with theirmur.i'_lowerp_wer r_uirements.
2.3 BubbleMemory
Bubblemer_ryoffersthe possibilityof densememorysystemsat a low cost
per bit. Of all the bubbledevicetechnologies,the classificationsat each
end of the performancescalewere examined. Permalloygap devicesare
lowestin perfon_ance,but are in wide use at the present. Self-structured
currentaccessdevicesoffer the highestperformance,but are currentlyin
the researchstage with practical implementationmany years away.
2.3.i 9ermalloyField AccessDevices -"
Permalloyfieldaccessbubblememorydevicesare characterizedby permalloy
magneticfeatureslaidon the garnetmaterialto definedata storageareas.
Fieldcoilsproducea rotatingfieldto propagatebubblesthroughthe device
and to a detectoroutput(s). Thesedevicesare presentlybeing used in
commercialand militaryproducts. Currentdensitiesare at 1 tobitper
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device,with 4 mbit devicesavailablesoon. Bubblememoryhas and will
maintaina significantcostper bit advantageover other technologiesI.
-- Powerrequirementsfor a suitablebubblem_rcryare relativelyhigh. This
is due to the necessityof operatingseveraldevicesin parallelto increase
- the data rate. Presently,commercialdevicesare limitedto a data transfer
rateof approximately1ZZ kbps. The use of multipledetectoroutputsin the
4 tobitdeviceswill increasethe data rateby a factorof four,reducingthe
needednumberof paralleldevices,Table 2.i.
2.3.2 Self-StructuredCurrentAccessDevices
Self-structuredcurrentaccessbubbledevicesdo not relycn external
magneticfeaturesto definebubbletracks,thereforeyieldinga higher
densitythan permalloytypes. The absenceof propagatingfieldcoils
reducesp3wer requirementsand increasesdata transferrate. Such a device
is still in the researchstagewith systemimplementationpracticalonly in
the longterm (5-8years). B3wever,a ccmpariscnwith permalloytypesgive
a good indicationof bubblem_r_rytrendsfor the future.
- 3.Z _ CONFIGURATICN
Eachm_r_y systemunit is a single1/2ATRavionicschassis(9.75in. X
IZ.12 in. X 7.6 in.). Multiplema_crymodulesmay be connectedto a common
externalbus. Containedwithinthe chassisare two printedcircuitcards
._
dedicatedto I/O and n_Tcrycontrol,a numberof m_norycards,and a power
supply. The numberof m_r_rycardscan vary with the chosentechnologyand
desiredcapacity.
EachPC card is a standard6.3 inchesby 9 inches. All cards use thermally
- C-5
# OF PARALLEL DEVICES SINGLE DEVICE
CAPACITY PEAK DATA RATE FOR AVERAGE 1.1_Mbps POWER
Motorola I H 100 khz 16 1.9 W
Fujitsu I H 100 khz 16 1.3 W
H _O0 khz _ 3.8 W
Intel I H 100 khz 16 1.3 W
H _00 khz _ 2.9 W
I
o_
TABLE2.1
PERHALLOYBUBBLEDEVICESPOWERAND DATA RATES
1 l ] ) I 1 I 1 1 J 1 1 ] I 1 J I I I
conductiveheat laddersto transfercomponentheat to the card edges. Wedge
clampssecureeachcard in the chassis,ensuringefficientheat conduction
fromthe cards. A finnedchassissurfacean_or mountingon a suitableheat
sinksurfaceallo_ for a completelyconductioncooledsystem.
The choiceof memorytechnology,by virtueof densityand power
_ requirements,affectthe modulecapacity,power,and weight. Possible
systemconfigurationsfor severaltechnologiesare presented,with greater
detailgiven for the more viablecandidates.
3.1 C5_9SRAM and EEPRCMImplementations
While CSK_SR_ with batterybackuphas previouslybeen deemedunacceptable,
its density,packagingand power requirementsare equivalentto _DS
EEPRDM. The systemdescriptionwhich followsfor an EEPROMconfigurationis
thereforevalid far CSDS RAM also,with the exceptionof the backupbattery.
To achievethe highestsystemcapacitywith near term64 kbit components,
high densitypackagingmethodswere exmmined. MountingLCC memorychips on
both sidesof a ceramicsubstrate,Figure3.1, in turn mountedon a PC card,
allDwedachievementof reasonablesystemcapacity. Two substrate
configurationswere examinedto achievemaximundensity.
3.1.1 Dual-ln-Linepackage(DIP)Implementation
A ceramicsubstratewith six LCCscan be configuredas a largeDIP (2.5
inches,48 pins)with 0.6 inch leadspacing. Such techniquesare presently
used in avionicsequipment. Each DIP straddlesa heat rail,whichby
physicalcontactcarriesheat to the card edges. Such mountingresultsin
18 substratesper PC card for a totalof IZ8 64K m_norychips (Figure3.2).
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FIGURE 3.1 LEADLESS CHIP CARRIER ON CERAMIC 8UBSTRATE PACKAGING
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FIGURE3.2. E2PROMDIP MEMORYCARD LAYOUT
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The resultantcanponentand board heightof Z.4 inchesallowsmountingof
the memorycardson @.5 inchcenters. A maximumof ii menorycards could
residewithinthe chassisfor a capacityof 76 mbits (Figure3.3).
3.1•2 VerticalDIP (VDIP)Impl_nentation
A ceramicsubstratewith six LCCs can be mountedin a verticalconfiguration
to achievehigher density(Figure3.4). Each substratehas two rowsof 2Z
pins, each row separatedby 0.1 inch. Such a schemeallows34 substrates
containing2Z4 64K memory chipsper PC card. Total card ehightof Z.725
inchesallowsmountingof the memcrycardson @.8 inch centers. A maximum
of sevenmemorycardscan residewithinthe chassisfor a capacityof 91.4
mbits (Figure3.5).
Verticalmountingof the substratecarriersrequiresupporton eachend to
withstandvibrationandforheatconduction.Threealuninumrailswith
springwedge clampsrunninglongitudinallyon the PC cardwould servethese
purposes. Since thismountingtechniqueapproachesthe desiredcapacity,an
in-depthlookis appropriate.
3.i•3 64K EEPR_4Devices
The characteristicsof several64K bit EEPROMdevicesfromvariousvendors
are listedin Table 3.1. A 32K bit deviceis also shown for comparison
purposes. _ and various_MOS processtechnologiesare used. C_OS EEPROM
devices,a recententryto the field,exhibitlow operatingpower and
extremelylow standbypower. Write timeshave been improvedover lower
densitydevices,with a new rangeof _.2 to i.Zmilliseconds.Thishigher
speedhas been achievedthroughthe use of a page writemode,with the
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WRITE "TIME
PROCE88 POWER (MW) PER BYTE
VENDOR PART NO. TECHNOLOGY SIZE ACTIVE 8TANDBY (MS) AVAILABILITY
EXEL 48C64 CMO8 8K X 8 25 .005 .4" 8AMPLE8
HUGHES 3164 CMO8 F.G. 8K X 8 10 0.25 _ 8AMPLE8
AMD 9864 NMO8 F.G. 8K X 8 350 100.0 _ SAMPLE8
I INMOS 3630 NMO8 8K X 8 750 100.0 0.2* 8AMPLE8
NCR 52832 8NO8 4K X 8 300 150.0 0.6* PRODUCTION
SEEQ 5233 NMO8 F.G. 8K X 8 300 90.0 1.0 SAMPLES
XlCOR 2864 NMO8 F.G. 8K X 8 550 250 0.3* SAMPLES
*PAGE WRITE MODE
FIGURE 3.1. HIGH DENSITY EEPROMS
I I I I I I 1 I I I I I I I I I I I I
exceptionof the SEEQ 5233device_.Pagemode allowsthe inputat high speed
of 16 to 64 bytes intointernallatches,followedby a parallelwriteof the
latch contentsintothe memory. Thus the normallylongwrite cycle is
-- reducedby a factorequalto the bufferlength.
3.i.4 PowerRequirements
Systempower for an EEPRDMm_norysystemis data rate dependent. This
factoris most pronouncedduringwritesdue to the slowwrite timeof
EEPRDMs. With currantdevices,the effective(accountingfor pagemode)
byte write timemay range from_.2 ms to iZ ms. Once a singledeviceis
written,it mustbe allowedto completeits write cycle. Therefore,during
.highspeedwrites,successivebytes or pagesof bytesmust be writtento
differentdevices,creatinga largenumberof activedevicesas shown in
Figure3.6. The high speedread capability(<4ZZnanoseconds)of
avoidsthisproblemduringread operations,with all devicesinactiveover
99% of the time.Systemactivepower calculationsfor an EEPRC_4memorybased
cn variousvendordevicesare shown in Table 3.2. The powerhas been
calculatedat variousdata rates for a IZZ%duty cycle. Powergatingof the
antiresystemwith PSTROBE(Seei.i)would reducethe powersshownby a
-- factorequalto the duty cycle. Power for write operationsis shown,with
memoryread pm_er equalto the zerodata ratepowers. Calculationsare
based upon the densityachievedwith verticalDIP substrates,2Z4 devices
per card,with powergatingof unusedcards. Only one mamorycardhas power
appliedat any given time. All deviceson the singleactivecardmust have
power applied(scmedevicesactive,otherson standby)to meet the high data
rateduringwrites (175of the 2Z4 devicesmay be active). Controllerand
I/O power was assumedat 15 watts. Primaryinputpower%_s calculated
assu_inga realisticpower supplyefficiencyof 65%.
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DATA RATE # OF ACTIVE ACTIVE DEVICE INACTIVE CONTROL 8ECONDARY PRIMARY INPUT
(MPBS) DEVICE8 (WRITE) POWER DEVICE CD POWER POWER
POWER & I/O
POWER
SEEQ 5233 1 MS/BYTE 300 roW/DEVICE 90 mWIDEVICE n :: 65%
NMOS ACT ACT *0.3 (204-ACT)*.09
1.4 175.0 52.50W 2.61W 15W 70.11W 107.05W
1.0 125.0 37.50W 7.11W 15W 59.61W 91.71W
0.5 82.5 18.75W 12.74W 15W 48.49W 71.52W
0.1 12.6 3.75W 17.24W 15W 36.00W 55.38W
0.05 6._5 1.88W 1T.80W 15W 34.68W 63.35W
0.01 1._5 0.38W 18.25W 15W 33.63W 51.74W
0.0 (READ) 0.0 0.0 18.38W 15W 33.38W 51.32W
! NCR 52832 PAGE MODE 300 mWIDEVICE 150 mWIDEVICE
SNOS (32K) 0.6 mslbyte
--3
1.4 105.0 31.50W 14.85W 15W 61.35W 94.39W
1.0 76.0 22.50W 19.35W 15W 58.85W 87.48W
0.5 37.5 11.25W 24.98W 15W 51.23W 78.82W
0.1 7.5 2.25W 29.48W 15W 46.73W 71.89W
0.05 3.75 1.13W 30.04W 15W 48.17W 71.03W
0.01 0.75 0.23W 30.49W 15W 45.72W 70.34W
0.0 (READ) 0.0 0.0 30.60W 15W 45.60W 70.15W
*PSTROBE Active
TABLE 3.2-A. EEPROM 8Y8TEM POWER REQUIREMENT8
o
DATARATE # OF ACTIVE ACTIVEDEVICE INACTIVE CONTROL 8ECONDARY PRIMARYINPUT
(MPB8) DEVICE8 (WRITE) POWER DEVICE CD POWER POWERPOWER & IIO
POWER
XICOR2864 1 PAGEMODE 550 mW 250mW n : 65%
NMOS 0.3 mslBYTE
1.4 52.5 28.88 37.88W 15W 81.76W 125.78W
1.0 37.5 20.63 41.63W 15W 77.26W 118.86W
0.5 18.75 10.31W 46.31W 15W 71.62W 110.18W
0.1 3.75 2.06W 50.06W 15W 67.12W 103.26W
0.05 1.88 1.03W 50.53W 15W 66.56W 102.40W
0.01 .38 .21W 50.91W 15W 66.12W 101.72W
0.0 (READ) 0.0 0.0 51.00W 15W 66.00W 101.54W
I INMOS 3630 PAGE MODE 750 mW 100 mW
MNOS 0.2 ms/BYTEGO
1.4 35.0 26.25W 16.90W 15W 58.15W 89.46W
1.0 25.0 18.75W 17.90W 15W 51.65W 79.46W
0.5 12.5 9.38W 19.15W 15W 43.53W 66.97W
0.1 2.5 1.88W 20.15W 15W 37.03W 50.97W
0.05 1.25 0.94W 28.28W 15W 36.22W 55.72W
0.01 .25 .19W 20.38W 15W 35.57W 54.72W
0.0 (READ) 0.0 0.0 20.40W 15W 35.40W 54.46W
*PSTROBE ACTIVE
FIGURE 3.2-B. EEPROM 8YSTEM POWER REQUIREMENTS
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DATA RATE # OF ACTIVE ACTIVE DEVICE INACTIVE CONTROL 8ECONDARY PRIMARY INPUT
(MPBS) DEVICE8 (WRITE) POWER DEVICE CD POWER POWER
POWER & I/O
POWER
EXEL 48C84 PAGE MODE 25 mW .005 mW n : 85%
CMOS 0.4 mI/BYTE
1.4 70.0 1.75W NEGLIGIBLE 15W 18.75W 25.T/W
1.0 50.0 1.25W 15W 18.25W 25.00W
0.5 25.0 0.63W (7 mW) 15W 15.63W 24.05W
0.1 5.0 0.13W 15W 15.13W 23.28W
(_ 0.05 2.5 0.06W 15W 15.06W 23.17Wi
0.01 0.5 0.01W 15W 15.01W 23.09W_,D
0.0 0.0 0.0W 15W 15.00W 23.08W
*PSTROBE ACTIVE
FIGURE 3.2-C. EEPROM SYSTEM POWER REQUIREMENTS
The resultingpower calculationsof Table 3.2 are plottedin Figure3.7.
Syst_npower at 1.4 _ps rangesfrom26 to 125 watts among the various
..devices'with a mean powerof 88 watts. The main factorsinfluencingthe
systempower characteristicsare the EEPROMdeviceactivepower,standby
power and effectivebyte write time.
3.1•5 WeightEstimates
A weightbreakdownof a complete1/2 ATR 91.4tobitEEPROMmemorymodule
_assis is shownin Table 3.3 forboth DIP and VDIP configurations.Total
_eightsare 28.9 ibs.and 27.3 Ibs.respectively.The additionalweightof
the DIP configurationis due to the increasednumberof PC cards,eachwith
a lowerdensitythan the VDIP scheme.
3.2 BubbleMemoryImplementations
The use of permalloyor self-structuredbubbledevicesyield similarsystems
with respectto controllercxxmplexity,numberof PC cards,and bubble
supportcircuitry. Memorycapacity,data rateand power directlyreflect
the characteristicsof the two devicetypes.
3.2.1 PermalloyImplementation
To achievethe desiredsystemcapacityusingcurrent1 tobitdevices,LCC
packagingmust be used on much of thebubble supportelectronics.With such
techniques,16 bubbledevicesand all requiredsupportcircuitrycan reside
on one standard6.3 inchby 9 inchPC card (Figure3.8). All senseamps,
operationcurrentdrivers,and coildriverswith their associatedlow noise
detectionor high currentsare isolatedto the card, allowingonlydigital
signalsto be passedoff the card. PRDMs are alsoon the card,holdinga
penm3nentrecordof the redundantloop informationof the devices. Al!
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EOUIPMENTBREAKDOWN UPRIGHTDIP CONFIGURATION DIP CONFIGURATION
Total 27.3 28.9
Chassis 10.19 10.19
Front .786 .786
Back .874 .874
Sides 1.940 1.940
Cover Top 1,174 1,174
Cover Bottom 1.532 1.532
Hardware .490 .490
Wedge Clamps 1.454 1.454
Motherboard 1.21 1.21
PC Board .742 .742
Pins .468 .468
I/0 .29 .29 --
Connectors .229 .229
Wiring & Cables .059 .059
PC Cards 12.59 14.27
HeatLadder .133 .133
Connectors(2100pin) .082 .082
PC Board .407 .407
Components
Control Cards (2) .309 .309
Memory Cards (7) .8W7 (11) .448
Conformal Coat ,049 .049
Power Supply 3.00 3.00
TABLE3.3
E2pROMMEMORYMODULEWEIGHTBREAKDOWN
C-22
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FIGURE 3.8 18 MBIT BUBBLE MEMORY CARD ACHIEVED WITH HIGH DENSITY PACKAGING
sixteendevicesare operatedsimultaneouslyin parallelto increasethe data
transferrate. With eachdeviceoperatingat a maximumof IZZ Kbps, the
totalaveragetransferrate is 16*IZZK*.875= 1.4 Mbps,which is reduced
from the ma_ by the redundantloops.
Memorycardsare mountedon Z.6 inchcenters,allowingeightcards per
chassisfor a capacityof 128 mbits,Figure3.9. Each card is power-gated,
thereforeonly a singlecard is in operationfor data transfersto reduce
power requirements.Use of 4 tobitdevicesincreasescapacityand reduces
power. Replacementof costlyLCC with conventionalDIPs reducesthe number
of bubbledevicesin the systemby one half, but stillyields256 mbits.
Retentionof the LCC packagingapproachyieldsa 512 tobitcapacity.
3.2.2 Self-StructuredImpl_nentaticn
Althoughthe use of self-structuredevicesis years away, the
characteristicsof sucha devicecan be safelyprojected. For incorporation
into this system,a chip capacityof 8 mbitswithin approximatelythe same
physicalsize as permalloytypeswas assu_ned.Data ratewas assunedas 1.4
Mbps, achievablethroughmultiplechipsor I/O portsper device. An
operatingp3werof 0.5 W per devicewas used. These assumptionsare
conservativeon the potentialof self-structuredevices. A self-structured
devicerequiressupportcircuitrysimilarto permalloytypes,sense
amplifiers,currentgenerators,timingcontrol,etc. Using conventional
packagingof the supportelectronics,it is estimatedthat a systemcapacity
of 384 mbits couldbe achievedwith 8 m_r_rycardsof 8 deviceseach.
Highercapacitycouldbe with denserpackagingtechniques. A primary
advantageof using self-structuredevicesis power reduction. The high
data rateof a singledeviceeliminatesparalleloperationof multiple
C-24
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Data Rate Duty Memory CD Power Control CD Secondary Primary
(,Mbps) , Cycle Active Inactive & I/0 Power Power (w) Power (W)
Permalloy n = 65%
I.[+ 1OO% 51.O1 O 20 W 71.O1 109.25
1.0 71.4% 36.42 2.65 20 W 59.07 90.88
0.5 35.7% 18.21 5.95 20 I,: 44.16 67.9[+
0.1 7.1% 3.62 8.60 20 W 32.22 49.57
0.05 3.6% I.8[+ 8.93 20 w 30.77 [+7.3*+
O.O1 0.7% 0.36 9.19 20 W 29.55 45.46
0 0 0 9.26 20 W 29.26 45.02
Self-Structured n = 65%
1.h 100% 7.00 0 20 W 27.00 41.54
1.O 71.4% 5.00 I.43 20 W 26.[+3 40.66
0.5 35.7% 2.50 3.22 20 W 25.72 39.57
0.1 7.1% 0.50 [+.65 20 W 25.15 38.69
0.05 3.6% 0.25 4.82 20W 25.07 38.570.01 0.7% 0.05 4.96 20 W 25.01 38.[+8
0 0 0 5.00 20 W 25.00 38.46
TABLE 3.4
BUBBLE MEMORY MODULE POWER REQUIREMENTS
I I I I 1 I I 1 I I I 1 I I 1 I I I !
devices,and eliminationof fieldcoils reducesthe devicepower.
3.2.3 Power Requirements
Systempowercalculationsare shownin Table 3.4. Permalloypower figures
are based on existing1 tobitdevicesand hardware,with 16 deviceson a
-- singlecardoperating,Table 3.5. Controllerand I/O power%_s assumedat
2Z watts,higherthanthe EEPROMcontrollerdue to the added ccrmplexityof
Idle Active
SenseAmp 6Z n_N 276 mW
Predrive 169 mW 642 n_
Driver Z 62Z n_
Op Drive 35ZmW 35__;
-- 579 n_N 3188mW
X 16 devices 16 16
9.26W 51.ZIW
TABLE3.5
PERMAI!EYBUBBLEPOWERWITH EXISTINGHAR_ARE
controllingthe bubbledevices. Power supplyefficiencywas assumedas
65%. Eachm_morycard is powergated,but one card is ai%_yspoweredwhen
__ PSTI_BEis active. This is necessaryto meet the unknDwnincuningdata rate
with a mininux,accessti_. Therefore,at low data rates idlepc__r is
dcm__nanton the selectedn_mcrycard.
Use of self-structuredevicescould significantlyreducepower requirements
due to its high speed,low p3wer characteristics.Memorycard powerwas
based on existingpermalloysupportcircuits,with a reductiondue to the
absenceof largedrive currents. The major factorin p_wer consumptionis
not the memorycardsbut ratherthe controller,I/O and p3wer supply.
C-27
3.9.4 WeightEstimates
A weightbreakdownof a complete1/2 ATR 128 tobitpermalloybubblememory
chassisis shown in Table 3.6. Memory cardweightwas calculatedwith 16
bubbledevicesper cardwith LCC supportchipspac_ging. The totalweight
of 44 lb. (2ZKg.) is also equivalentwhen 4 Mbit permalloydevicesor 8
tobitself-structuredevicesare used in a likemanner for capacitiesof 512
and IZ24mbits respectively.Use of high densitybubble devicesand
eliminationof the LCC packagingwould reducesystemweightto approximately
30 ibs. (13.6kg), and reducecapacityby one-half.
4.0 TECHE)I.OGY_APJ.SO_S
Of the possiblememorytechnologiesdiscussed,only the true nonvolatile
technologiesof EEPROMand bubblememoryoffer high reliabilityoperation.
Classificationswithineach technologywere examined:5_OS and _ EEPR3Ms,
and permalloyfieldaccessand self-structuredbubbles. 5_imum perfozmance
in termsof capacity,power and data rate is offeredby self-structured
bubbles. Implementationhowever,is not for saneyears to _. CI4OS
EEPR_4can meet power,data rateand capacitygoals in the near termwith
high densityparts and packaging. Cost per bit is high, and hardnessto
radiationis low. Presentlyavailablepermalloybubbledevicescan meet
capacityand data rate goals,but requirelargepowersat high data rates.
Radiationhardnessis good, and the costper bit is low. Each of these
meritsand pitfallsof each technologyare examinedfurther.
4.1 Capacity
Basedon the systemconfigurationsdiscussedearlier,the projectedsystem
capacityversustime is shown in Figure4.1 forbubbleand EEPR_4
technologies.Introductionof higherdensitydeviceswill providethe
C-28
EQUIPMENT BREAKDOW?_ ESTIMATED WEIGHT (LBS.) !
BN_M 44.2
Chassis 10.19
Front .786
- Back .874
Sides 1.940
Cover Top 1.174
Cover Bottom 1.532
-- Hardware .490
Wedge Clamps 1.454
Motherboard 1.21
PC Board .742
Pins ._68
I/0 .29
Connectors .229
Wiring and Cables .059
PC Cards (10) 28.76
Heat Ladder .133
Connectors (2 100 pin) .082
PC Board .407
Components
Control Cards .309
Bubble Cards • 2.679
Conformal Coat .049
Power Supply 3.75
•.062#/bubble device
TABLE3.6
BUBBLE MEMORY MODULE WEIGHT BREAKDOWN
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/
E2pROM WITH /
1000- BUBBLE MEMORY ADVANCED PACKAGING /
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PACKAGING /
/
/ 8ELF 8TRUCTURED
4 MBIT o" BUBBLES
DEVICES
E2pROM WITH
IUBBLE MEMORY Wl CONVENTIONAL DIP PACKAGING
CONVENTIONAL
SYSTEM PACKAGING
CAPACITY
(MBITS) 1 MBIT 512K
)EVICE8 CHIP8
256KI
c_ 100 CHIP8
o
CHIP8
64K
CHIP8
lO I l I I I
1984 1985 1986 1987 1988
FIGURE 4.1. PROJECTED 8YSTEM CAPACITY V8 TECHNOLOGY
J
I I I I ] l I 1 I I ! ] ! I I 1 ] 1 I
igrowthratethrough199Z. Practicaluse of self-structuredbubblesor other
bubbletypes is not seenbeforethis time. With 4 tobitpermalloybubble
devicesabout to be released,a systemcapacityof 512 tobitcouldbe
realizedin the near term.
4.2 PowerRequirements
Previouspower calculationsare plottedin Figure4.2. Very evidentis the
rapidpower increasewith data rate for permalloybubblesand 5_4OSEEPROM,
with both above IZ5 watts at 1.4 Mbps. Thispower level is almost
completelyindependentof systemcapacitydue to the power gatingof unused
memorycards. Low data ratesor low duty cycle/highdata rateswould reduce
power requirementsto acceptablelevels. The low power requirementsof C_DS
EEPRDMis attractive,if cost and radiationgoals can be met.
4.3 SystemCost
J
Total systemcost estimateswere undertakenfor systemsbuild around
pennalloybubbledeviceand EEPRC_4s.Self-structuredbubbledevicesare too
earlyin the developmentstageto make a me_dmgful estimate. Estimates
weremade with presenttechnologyincorporatedinto a systemas previously
describedwhich yielded128 mbits and 92 mbits for bubblesand EEPRDM
respectively.By keepingcapacityfixedand allowinginsertionof higher
densityparts in the future,predictionson cost reductionswere made.
Estimatesweremade based on vendorquotesand trend predictions.
The relativecostof bubbleand EEPRDMsystemsis shownin Figure4.3 The
costof the EEPR_Msystemdoes not take intoaccountthe possibleextreme
_ measuresnecessaryfor radiationhardnessof EEPRDMs,and is therefore
optimistic. A componentcostbr_ for each systemis presentedin
Table 4.1 with a bubblesystemas a reference.
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EXISTING134MBIT
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PERMALLOY FIELD 4 MBIT
70 ACCESS BUBBLE! -
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EEPROM
m
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50-
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o. CURRENT
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POSSIBLE
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CMOS EEPROM
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FIGURE4#. MEMORYTECHNOLOGIESAND POWERCONSUMPTION
(EEPROM Power is driven by write mode.)
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2.6
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SYSTEM
COST
1.8?
1.4
E2pROM 92 MBIT8
1.0
0.6
PERMALLOY FIELD ACCESS
BUBBLES
I I I I 128Man's
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FIGURE 4.3. PROJECTED 8Y8TEM COST
I Mbit Devices (1984) 4 Mbit Devices (1987)
Bubble Memory System 1.000 100% ._59 100%
Chassis .084 8._% .076 16.6%
Power Supply .051 5.1% .Oq2 9.2%
PC Cards .86g 86.5% .341 74.3%
Logic Cd. (2) .025 2.5% .021 4.6%
Bubble ca. (8) .102 10.2% .040 8.7%
Bubbles & Support .061_ 6._% .015 3.3%
PWB_ Discretes .038 3.8% .025 5.4_
64K Bit Devices (1984) 512K Bit Devices (1987)
EEPROMMemorySystem 1.968 100% 1.152 100%
Chassis .084 4.3g .O76 6.6%
Power Supply .051 2.6% .042 3.6%
PC Cards 1.833 93.1% 1.O34 89.8%
Logic Cd. (2) .025 1.3% .021 1.8%
Memory Cd. (7) .255 13.0g .142 12.3%
o LCC EEPROM •226 11.5% .121 I0._%
l PWB, Discretes 028 I._% .020 1 7%
TABLE_.I
SYSTEMCOST BREAKDOWN
I ) 1 I I I I I 1 1 1 i I I I I 1 I I
Thecostperbitof permalloybubblema_oryisprojectedtodeclineby a
factorgreaterthan fourby 19871. This is due to advancementdown the
price curve and intrcductionof higherdensityparts. Since approximately
50% of the systemcost is that of the bubbledevicesand supportcircuitry,
a totalsystemcostreductionof 50% couldbe seenby 1987. If a constant
systemcapacityis maintained,higherdensitybubblesreducesthe need for
costlyLCC on substratespackaging,furtherreducingthe systemcost to 46%
of the presentlevel.
The costper bit of EEPROMis and will rermlinsignificantlyhigher than
bubblememory. The cost of EEPRCM'sis expectedto declineby a factor
greaterthan six by 19871,leadingto an 8Z% systemcost reduction.
However,this is still 15Z% above the cost of a comparablebubblememory
system. As noted earlier,radiationhardeningcosts of EEPROMare not
includedhere. Such costs could conceivablypush componentcosts up five
times,therebyincreasingsystemcost300%.
iElectronicEngineeringTimes,Feb. 13, 1984, P.54
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